The chameleon architecture for streaming DSP applications

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Smit, Gerard J M ^a   Kokkeler, André B J ^a   Wolkotte, Pascal T ^a   Höalzenspies, Philip K F ^a   Van De Burgwal, Marcel D ^a   Heysters, Paul M ^b  

^a UNIVERSITY OF TWENTE   (Netherlands)

^b Recore Systems BV   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33947147141     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/78082     Document Type: Article

References (33)

1. ETSI Broadband Radio Access Networks (BRAN); HiperLAN type 2; Physical (PHY) layer. ETSI TS 101 475 V1.2.2 (2001-2002), 2001
2. T. Ojanperä Wideband CDMA for Third Generation Mobile Communications. The Artech House Universal Personal Communications Series Artech House Norwood, Mass, USA 1998
3. W. J. Dally U. J. Kapasi B. Khailany J. H. Ahn A. Das Stream processors: programmability with efficiency. ACM Queue 2 2004 1 52 62
4. O. Mansour High level synthesis for non-manifest digital signal processing applications. University of Twente Twente, The Netherlands 2006
5. R. Tessier W. Burleson Reconfigurable computing for digital signal processing: a survey. The Journal of VLSI Signal Processing 28 1-2 2001 7 27
6. M. Latva-aho M. Juntti I. Oppermann Reconfigurable adaptive RAKE receiver for wideband CDMA systems. Proceedings of the 48th IEEE Vehicular Technology Conference (VTC '98) 3 Ottawa, Ontario, Canada 1998 1740 1744
7. P. K. Lala A. Walker An on-line reconfigurable FPGA architecture. Proceedings of the 15th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '00) 2000 Yamanashi, Japan 275 280
8. I. Bolsens Challenges and opportunities for FPGA platforms. Proceedings of the 12th International Conference on Field-Programmable Logic and Applications (FPL '02) Montpellier, France 2002 391 392
9. I. Held B. VanderWiele Avispa-CH - embedded communications signal processor for multi-standard digital television. GSPx TV to Mobile, March 2006
10. V. Baumgarte F. May A. Nuckel M. Vorbach M. Weinhardt PACT XPP - a self-reconfigurable data processing architecture. Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '01) Las Vegas, Nev, USA 2001 64 70
11. A. Abnous Low-power domain-specific processors for digital signal processing. University of California Berkeley, Calif, USA 2001 Ph.D dissertation
12. P. M. Heysters G. J. M. Smit Mapping of DSP algorithms on the MONTIUM architecture. Proceedings of Reconfigurable Architectures Workshop (RAW '03) Nice, France 2003
13. P. M. Heysters Coarse-grained reconfigurable processors - flexibility meets efficiency. University of Twente Twente, The Netherlands 2004
14. G. J. M. Smit E. Schuler J. E. Becker J. Quevremont W. Brugger Overview of the 4S project. Proceedings of the International Symposium on System-on-Chip (SoC '05) Tampere, Finland 2005 70 73
15. G. Burns P. Gruijters J. Huisken A. van Wel Reconfigurable accelerator enabling efficient SDR for low-cost consumer devices. SDR Technical Forum Orlando, Fla, USA 2003
16. Virtex II Pro and Virtex II pro X FPGA UserGuide. 2005 Xilinx
17. K. Yarlagadda ARM refocuses DSP effort. Microprocessor report, Micro-design resources Consorci de Biblioteques Universitries de Catalunya Barcelona, Spain 1999
18. P. M. Heysters L. T. Smit G. J. M. Smit P. J. M. Havinga Max-log-MAP mapping on an FPFA. Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '02) Las Vegas, Nev, USA 2002 90 96
19. H. Zhang M. Wan V. Gearge J. Rabaey Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs. Proceedings of the IEEE Computer Society Workshop on VLSI (WVLSI '99) Orlando, Fla, USA 1999 2
20. K. Goossens J. van Meerbergen A. Peeters R. Wielage Networks on silicon: combining best-effort and guaranteed services. Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE '02) Paris, France 2002 423 425
21. N. Kavaldjiev n.k.kavaldjiev@utwente.nl G. J. M. Smit g.j.m.smit@utwente.nl P. G. Jansen p.g.jansen@utwente.nl P. T. Wolkotte p.t.wolkotte@utwente.nl A virtual channel network-on-chip for GT and BE traffic. Proceedings of IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI '06) Karlsruhe, Germany 2006 211 216
22. P. T. Wolkotte G. J. M. Smit G. K. Rauwerda L. T. Smit An energy-efficient reconfigurable circuit-switched network-on-chip. Proceedings of the 12th Reconfigurable Architectures Workshop (RAW '05) Denver, Colo, USA 2005
23. P. T. Wolkotte P.T.Wolkotte@utwente.nl G. J. M. Smit J. E. Becker Beckerj@itiv.uni-karlsruhe.de Energy-efficient NOC for best-effort communication. Proceedings of the 15th International Conference on Field Programmable Logic and Applications (FPL '05) 2005 Tampere, Finland 197 202
24. J. Rexford K. G. Shin Support for multiple classes of traffic in multicomputer routers. Proceedings of the 1st International Workshop on Parallel Computer Routing and Communication (PCRCW '94) Seattle, Wash, USA 1994 Springer 116 130
25. J. Dielissen A. Rdulescu K. Goossens E. Rijpkema Concepts and implementation of the phillips network-on-chip. IP-Based SOC Design Grenoble, France 2003
26. D. Wiklund D. Liu Socbus: switched network on chip for hard real time embedded systems. Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS '03) Nice, France 2003 78a
27. M. D. van de Burgwal G. J. M. Smit G. K. Rauwerda P. M. Heysters Hydra: an energy-efficient and reconfigurable network interface. Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '06) Las Vegas, Nev, USA 2006 171 177
28. Y. Guo Mapping applications to a coarse-grained reconfigurable architecture. University of Twente Twente, The Netherlands 2006
29. M. Koester koester@hni.uni-paderborn.de M. Porrmann porrmann@hni.uni- paderborn.de H. Kalte heiko@csse.uwa.edu.au Task placement for heterogeneous reconfigurable architectures. Proceedings of IEEE International Conference on Field Programmable Technology (FPT '05) Singagore 2005 43 50
30. L. A. Smith King LA@cs.holycross.edu M. Leeser mel@ece.neu.edu H. Quinn hquinn@ece.neu.edu Dynamo: a runtime partitioning system. Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '04) Las Vegas, Nev, USA 2004 145 151
31. W. Fu wenyinf@cae.wisc.edu K. Compton kati@engr.wisc.edu An execution environment for reconfigurable computing. Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '05) 2005 Napa, Calif, USA 149 158
32. L. T. Smit J. L. Hurink G. J. M. Smit Run-time mapping of applications to a heterogeneous SoC. Proceedings of the International Symposium on System-on-Chip (SoC '05) Tampere, Finland 2005 78 81
33. G. Aggarwal gagan@cs.stanford.edu R. Motwani rajeev@cs.stanford.edu A. Zhu anzhu@cs.stanford.edu The load rebalancing problem. Proceedings of the 15th Annual ACM Symposium on Parallelism in Algorithms and Architectures (SPAA '03) 2003 San Diego, Calif, USA 258 265