Energy-efficient NOC for best-effort communication

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 197-202

  Wolkotte, Pascal T ^a   Smit, Gerard J M ^a   Becker, Jens E ^b  

^a UNIVERSITY OF TWENTE   (Netherlands)

^b UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; COMPUTER ARCHITECTURE; LOGIC CIRCUITS; MULTIPROCESSING PROGRAMS; PACKET SWITCHING; THROUGHPUT;

CHORDAL RING; MULTI-PROCESSOR SYSTEM-ON-CHIP (MPSOC); NETWORK-ON-CHIP (NOC);

INTEGRATED CIRCUITS;

EID: 33746868351     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515722     Document Type: Conference Paper

References (13)

1. http://www.smart-chips.com.
2. G. Kahn, "The semantics of a simple language for parallel programming," in Information processing, J. L. Rosenfeld, Ed. Stockholm, Sweden: North Holland, Amsterdam, Aug 1974, pp. 471-475.
3. L. Benini and G. de Micheli, "Networks on chips: A new soc paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, January 2002.
4. L. T. Smit, et al., "Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture," in Proceedings of the International Conference on Field-Programmable Technology, December 2004.
5. P. T. Wolkotte, et al., "An energy-efficient reconfigurable circuit-switched network-on-chip," in Proceedings of the 12th Reconfigurable Architectures Workshop (RAW 2005), Denver, Colorado, USA, April 4-5 2005.
6. P. M. Heysters, G. K. Rauwerda, and G. J. M. Smit, "Implementation of a HiperLAN/2 receiver on the reconfigurable montium architecture," in Proceedings of the 11th Reconfigurable Architectures Workshop (RAW 2004), Santa Fé, New Mexico, USA, April 26-27 2004, iSBN 0-7695-2132-0.
7. G. K. Rauwerda and G. J. M. Smit, "Implementation of a flexible rake receiver in heterogeneous reconfigurable hardware," in Proceedings of the 2004 International Conference on Field Programmable Technology (FPT), Brisbane, Australia, December 6-8 2004.
8. P. T. Wolkotte, G. J. M. Smit, and L. T. Smit, "Partitioning of a drm receiver," in Proceedings of the 9th International OFDM-Workshop, Dresden, Germany, September 2004, pp. 299-304.
9. N. Kavaldjiev, G. J. M. Smit, and P. G. Jansen, "A virtual channel router for on-chip networks," in Proceedings of IEEE International SOC Conference. IEEE Computer Society Press, September 2004, pp. 289-293.
10. J. Rexford and K. G. Shin, "Support for multiple classes of traffic in multicomputer routers," in Proceedings of the First International Workshop on Parallel Computer Routing and Communication. Springer-Verlag, 1994, pp. 116-130.
11. http://www.synopsys.com.
12. A. Morgenshtein, et al., "Comparative analysis of serial vs. parallel links in networks on chip," in Proceedings SOC 2004 International Symposium on System-on-Chip. Tampere, Finland: IEEE Computer Society Press, Los Alamitos, California, November 2004, iSBN 0-7803-8558-6.
13. K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Transactions on Electron Devices, vol. 49, no. 11, pp. 2001-2007, November 2002.