메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 331-334

A novel P-channel NAND-type flash memory with 2-bit/cell operation and high programming throughput (>20 MB/sec)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; DATA REDUCTION; DATA STORAGE EQUIPMENT; ELECTRIC FIELD EFFECTS; ELECTRON TUNNELING; ENERGY GAP;

EID: 33847740278     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (14)

References (7)
  • 2
    • 0036575326 scopus 로고    scopus 로고
    • Effects of floating gate interferences on NAND Flash memory cell operation
    • J. D. Lee, S. H. Hur, and J. D. Choi, "Effects of floating gate interferences on NAND Flash memory cell operation", IEEE Electron Device Lett. pp. 264-266, 2002.
    • (2002) IEEE Electron Device Lett , pp. 264-266
    • Lee, J.D.1    Hur, S.H.2    Choi, J.D.3
  • 4
    • 23844449969 scopus 로고    scopus 로고
    • A novel p-Channel nitride-trapping nonvolatile memory device with excellent reliability properties
    • H. T. Lue, K. Y. Hsieh, R. Riu, and C. Y. Lu, "A novel p-Channel nitride-trapping nonvolatile memory device with excellent reliability properties", IEEE Electron Device Lett. pp. 583-585, 2005.
    • (2005) IEEE Electron Device Lett , pp. 583-585
    • Lue, H.T.1    Hsieh, K.Y.2    Riu, R.3    Lu, C.Y.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.