High frequency low noise potentialities of down to 65nm technology nodes MOSFETs

GAAS 2005 Conference Proceedings - 13th European Gallium Arsenide and Other Compound Semiconductors Application Symposium

Volumn 2005, Issue , 2005, Pages 97-100

  Dambrine, G ^a   Gloria, D ^b   Scheer, P ^b   Raynaud, C ^b   Danneville, F ^a   Lepilliet, S ^a   Siligaris, A ^a   Pailloncy, G ^a   Martineau, B ^a,b   Bouhana, E ^a,b   Valentin, R ^a  

^a INSTITUT D ELECTRONIQUE   (France)

^b STMICROELECTRONICS   (France)

Author keywords

[No Author keywords available]

Indexed keywords

GAIN CONTROL; MICROWAVE DEVICES; NATURAL FREQUENCIES; SPURIOUS SIGNAL NOISE;

CUT-OFF FREQUENCY; HIGH GAIN PROPERTIES; MICROWAVE LOW NOISE;

MOSFET DEVICES;

EID: 33847301622     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. Ellinger F. and al, Noise Investigations of 90 nm VLSI Technologies for Analog Integrated Circuits at Millimeter Wave Frequencies, in Proc. of SPIE, Noise in Devices and Circuits 2004, Vol. 5470, pp; 131-140.
2. Ellinger F., 26-42 GHz SOI CMOS Low Noise Amplifier, IEEE Journal of Solid-State Circuits, Vol. 39, n. 3, March 2004
3. Chen C.L. and al "High-performance fully-depleted SOI RF CMOS", IEEE Electron Device Letters, vol. 23, no. 1, pp. 52-54, January 2002.
4. max realized at 0.18 nm gate length in an industrial RF-CMOS technology", IEDM'01 Technical Digest, pp. 223-226.
5. Zamdmer N. and al "A 0.13-nm SOI CMOS Technology for low-power Digital and RF Applications", 2001 Symposium on VLSI Technology Digest, pp. 85-86.
6. max and 0.8 dB NFmin @ 6 GHz for SOC", IEEE International SOI Conference, Wiliamsburg, VA, October 7-10, 2002.
7. Compound Semiconductor Magazine, January/February 2002, pp. 31-33.
8. max with dual offset-implanted source-drain extension structure for RF/analog and logic applications", IEDM'01 Technical Digest, pp. 219-222.
9. Momose H.S. and al "Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS", IEEE Transaction on Electron Devices, vol. 48, no. 6, pp. 1165-1174, June 2001.
10. Zamdmer N. and al "Suitability of scaled SOI CMOS for high-frequency analog circuits", ESSDERC 2002, to be published.
11. Narashima S. and al "High performance sub-40 nm CMOS devices on SOI for the 70 nm technology node", IEDM'01 Technical Digest, pp. 625-627.
12. max 90-nm SOI CMOS SoC technology with low-power millimeter-wave digital and RF circuit capability, 2004 Symposium on VLSI Technology, Digest of Technical Papers., June 15-17, 2004, Pages:98-99.
13. Pailloncy G. and al Impact of Downscaling on High-Frequency Noise Performance of Bulk and SOI MOSFETs. IEEE Trans. Electron. Devices, 51, 10, pp.1605-1612, 2004.
14. Cappy A. "Noise modelling and measurement techniques," IEEE Transactions on Microwave Theory and Techniques, vol. 36, no. 1, pp. 1-10, January 1988.
15. Dambrine G.and al, A new extrinsic equivalent circuit of HEMT's including noise for millimeter-wave circuit design. IEEE-MTT, Vol. 46, Sept. 1998 Page(s):1231-1236.