|
Volumn 2006, Issue , 2006, Pages
|
Virtual design and qualification of IC backend structures
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CHIP SCALE PACKAGES;
CRACK INITIATION;
FAILURE ANALYSIS;
MATHEMATICAL MODELS;
RELIABILITY;
SELF ASSEMBLY;
INTEGRATED CIRCUIT (IC) WAFER BACKEND DEVELOPMENT;
PACKAGE DEVELOPMENT;
PROCESS DEVELOPERS;
WAFERFAB PROCESSES;
INTEGRATED CIRCUITS;
|
EID: 33847125386
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESIME.2006.1643962 Document Type: Conference Paper |
Times cited : (1)
|
References (8)
|