Optimal supply chain configurations in semiconductor manufacturing

International Journal of Production Research

Volumn 45, Issue 3, 2007, Pages 631-651

  Chiang, David ^a,b   Guo, Ruey Shan ^a,b   Chen, Argon ^a   Cheng, Meng Tse ^a   Chen, Cheng Bang ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Heuristics; Polynomial goal programming model; Semiconductor supply chain configuration

Indexed keywords

POLYNOMIAL GOAL PROGRAMMING MODELS; SEMICONDUCTOR SUPPLY CHAIN CONFIGURATION;

COMPETITION; HEURISTIC METHODS; MATHEMATICAL MODELS; POLYNOMIAL APPROXIMATION; PROBLEM SOLVING; SEMICONDUCTOR DEVICE MANUFACTURE;

INDUSTRIAL MANAGEMENT;

EID: 33847047271     PISSN: 00207543     EISSN: 1366588X     Source Type: Journal    
DOI: 10.1080/00207540600792499     Document Type: Conference Paper

References (25)

1. Atkinson, A.C. and Donev, A.N., Optimum Experimental Design, 1992 (Oxford University Express: New York).
2. Arjan, B.B., Jansen, B. and Terlaky, T., The optimal set and optimal partition approach to linear and quadratic programming. Econometric Institute Report 30, Econometric Institute, Erasmus University, Rotterdam, The Netherlands, 1996.
3. Auslender, A. and Coutat, P., Sensitivity analysis for generalized linear-quadratic problems. J. Optimization Theory and Algorithm, 1996, 88(3), 541-559.
4. Chen, A., Guo, R.S. and Lin, P., Statistical analysis and design of semiconductor manufacturing systems. International Symposium on Semiconductor Manufacturing (ISSM' 2000), Tokyo, Japan, 2000.
5. Christie, R.M. and Wu, S.D., Semiconductor capacity planning: stochastic modeling and computational studies. IIE Trans., 2002, 34, 131-143.
6. Chung, S.H. and Huang, H.W., Cycle time estimation for wafer fab with engineering lots. IIE Trans., 2002, 34(2), 105-118.
7. Croft, T. and Hand, B., Using real-time data in reducing idle time due to avoidable interrupptions, International Symposium on Semiconductor Manufacturing (ISSM'2003), pp. 63-66, San Jose, CA, 2003.
8. Devlin, P., Thielemier, C. and Wehrlin, D.E., Lost utilization - constraint performance management. International Symposium on Semiconductor Manufacturing (ISSM'2003), pp. 51-54, San Jose, CA, 2003.
9. Frederix, F., An extended enterprise planning methodology for the discrete manufacturing industry. Eur. J. Oper. Res., 2001, 129, 317-325.
10. Harker, P.T., Coordinating supply chain with competition: capacity allocation in semiconductor manufacturing. Eur. J. Oper. Res., 2004, 159(2), 330-347.
11. Helal, M. and Jones, A., a study of the impact of production scheduling using enterprise simulation. IIE Annual Conference and Exhibition, pp. 839-840, 2004.
12. Hopp, W. and Spearman, M., Factory Physics, 2nd ed., 2000 (McGraw-Hill: New York).
13. Hung, Y. and Cheng, G., Hybrid capacity modeling for alternative machine types in linear programming production planning. IIE Trans., 2002, 34, 157-165.
14. Jo Min, K., Economic determination of specification levels and allocation priorities of semiconductor products. IIE Trans., 1995, 27(3), 321-331.
15. Karabuk, S. and Wu, S.D., Decentralizing semiconductor capacity planning via internal market coordination. IIE Trans., 2002, 34, 743-759.
16. Maiorana, A. and Iuliano, G., Improving Cycle Time through managing variability in a DRAM production line, in Proceedings of IEEE International Symposium on Semiconductor Manufacturing, 1997, pp. 29-32.
17. Padillo, J.M., Ingalls, R. and Brown, S., A strategic decision support system for supply network design and management in the semiconductor industry. Computers Industry Eng., 1995, 29, 443-447.
18. Raddon, A. and Grigsby, B., Throughput time forecasting model. Proceedings of the 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 430-433, 1997.
19. Rupp, T.M. and Ristic, M., Fine planning for supply chains in semiconductor manufacture. J. Mater. Processing Technol., 2000, 107, 390-397.
20. Rusin, M.H., A revised simplex method for quadratic programming. SIAM J. Appl. Math., 1971, 20(2), 143-160.
21. Saaty, T., The Analytic Hierarchy Process, 1988 (McGraw-Hill: New York).
22. Segal, T. and Kalir, A., A breakthrough in utilization maximization via real-time tool performance feedback, International Symposium on Semiconductor Manufacturing (ISSM' 2003), pp. 39-41, San Jose, CA, 2003.
23. Toktay, L.B. and Uzsoy, R., A capacity allocation problem with integer side constraints. Eur. J. Oper. Res., 1998, 109, 170-182.
24. Wolfe, P., A simplex method for quadratic programming. Econometrics, 1959, 37, 382-398.
25. Wood, S.C., Cost and cycle time performance of Fabs based on integrated single-wafer processing. IEEE Trans. Semiconductor Manuf., 1997, 10(1), 98-111.