A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Do Carmo Lucas, Amilcar ^a   Heithecker, Sven ^a   Rüffer, Peter ^a   Ernst, Rolf ^a   Rückert, Holger ^b   Wischermann, Gerhard ^b   Gebel, Karin ^b   Fach, Reinhard ^b   Huther, Wolfgang ^b   Eichner, Stefan ^c   Scheller, Gunter ^c  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

^b Grass Valley Germany GmbH   (Germany)

^c ILMENAU UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Digital film; FPGA; Motion estimation; Reconfigurable; Stream based architechture; Weak programming

Indexed keywords

BANDWIDTH; COMPUTER HARDWARE; COMPUTER SOFTWARE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERFACES (COMPUTER); MOTION ESTIMATION;

DIGITAL FILM PROCESSING; DIGITAL FILMS; PROGRAMMABILITY; RECONFIGURABLILITY; STREAM-BASED ARCHITECHTURE; WEAK-PROGRAMMING;

COMPUTER ARCHITECTURE;

EID: 33846831198     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244085     Document Type: Conference Paper

References (18)

1. http://www.discreet.com/.
2. http://www.flexfilm.org/.
3. http://www.pcisig.com/home/.
4. http://www.quantel.com/.
5. http://www.ti.com/.
6. http://www.xilinx.com/.
7. J. H. Ahn, W. J. Daily, B. Khailany, U. J. Kapasi, and A. Das. Evaluating the Imagine Stream Architecture. SIGARCH Comput. Archil. News, 32(2):14, 2004.
8. C. M. Brislawn. Calssification of nonexpansive symmetric extension transforms for multirate filter banks. In Applied and Computational Harmonic Analisys, volume 3, pages 337-357, 1996.
9. Cesar Sanz and Matias J. Garrido and Juan M. Meneses. VLSI Architecture for Motion Estimation using the Block-Matching Algorithm. In EDTC '96, page 310.
10. A. do Carmo Lucas and R. Ernst. An Image Processor for Digital Film. In IEEE Application-Specific Systems, Architectures, and Processors (ASAP 2005), pages 219-224. IEEE computer Society, 2005.
11. S. Dutta, R. Jensen, and A. Rieckmann. Viper: A multiprocessor SoC for advanced set-top box and digital tv systems. In IEEE Design and Test of Computers, Sip, pages 21-31, Oct. 2001.
12. S. Eichner, G. Scheller, and U. Wessely. Wavelet-temporal basierende Rauschreduktion von Filmsequenzen. In 21. Jahrestagung der FKTG, Koblenz, Germany, May 2004.
13. S. Heithecker, A. do Carmo Lucas, and R. Ernst. A Mixed QoS SDRAM Controller for FPGA-Based High-End Image Processing. In Proceedings of the 2003 IEEE Workshop for Signal Processing Systems, 2003.
14. S. Heithecker and R. Ernst. Traffic Shaping for an FPGA based SDRAM Controller with Complex QoS Requirements. In Design Automation Conference (DAC), page 34.5. ACM, 2005.
15. J. Park and P. C. Diniz. Syntesis of Pipelined Memory Access Controllers for Streamed Data Applications on FPGA-based Computing Engines. In ISSS. ACM, 2001.
16. S. Rout. Orthogonal vs. Biorthogonal Wavelets for Image Compression. Master's thesis, Virginia Polytechnic Institute and State University, 2003.
17. R. Strzodka and C. Garbe. Real-time motion estimation and visualization on graphics cards. In Proceedings IEEE Visualization 2004, pages 545-552, 2004.
18. N. Zervas, G. Anagnostopoulos, V. Spiliotopoulos, Y. Andreopoulos, and C. Goutis. Evaluation of Design Alternatives for the 2D-Discrete Wavelet Transform. In IEEE Transactions on Circuits and Systems for Video Technology, volume 11, pages 1246-1262, 2001.