-
2
-
-
0033687377
-
Wafer level chip scale packaging (WL-CSP): An overview
-
P. Garrou, "Wafer Level Chip Scale Packaging (WL-CSP): An Overview", IEEE Transactions on Advanced Packaging, Vol. 23, 2000
-
(2000)
IEEE Transactions on Advanced Packaging
, vol.23
-
-
Garrou, P.1
-
3
-
-
24644519094
-
Fabrication of application specific integrated passive devices using wafer level packaging technology
-
Florida, USA
-
th Electronic Components and Technology Conference (ECTC), 2005, Florida, USA
-
(2005)
th Electronic Components and Technology Conference (ECTC)
-
-
Zoschke, K.1
Wolf, J.2
Töpper, M.3
Ehrmann, O.4
Fritzsch, Th.5
Scherpinski, K.6
Reichl, H.7
-
4
-
-
17444427642
-
3D packaging issues for ultrasmall system-in-a-cube
-
April
-
E. Beyne, P. de Moor, K. de Munck, K. Snoeckx, "3D Packaging Issues for Ultrasmall System-in-a-Cube", Solid State Technology, April 2005
-
(2005)
Solid State Technology
-
-
Beyne, E.1
De Moor, P.2
De Munck, K.3
Snoeckx, K.4
-
6
-
-
24644479766
-
Thin chip integration (TCI-Modules) - A novel technique for manufacturing three-dimensional IC packages
-
Boston, USA
-
M. Topper, K. Scherpinsky, H.-P. Spörle, C. Landesberger, O. Ehrmann, H. Reichl, "Thin Chip Integration (TCI-Modules) - A Novel Technique for Manufacturing Three-Dimensional IC Packages", International Symposium on Microelectronics (IMAPS), 2000, Boston, USA
-
(2000)
International Symposium on Microelectronics (IMAPS)
-
-
Topper, M.1
Scherpinsky, K.2
Spörle, H.-P.3
Landesberger, C.4
Ehrmann, O.5
Reichl, H.6
-
8
-
-
33845575217
-
Wafer-level hermetic cavity packaging
-
May
-
G. A. Riley, "Wafer-level Hermetic Cavity Packaging", Advanced Packaging, May 2005
-
(2005)
Advanced Packaging
-
-
Riley, G.A.1
-
9
-
-
0033686294
-
Waferlevel chip size package (WL-CSP)
-
M. Topper, S. Fehlberg, K. Scherpinski, C. Karduck, V. Glaw, K. Heinricht, P. Coskina, O. Ehrmann, H. Reichl, "Waferlevel Chip Size Package (WL-CSP)", IEEE Transactions on Advanced Packaging, Vol. 23, 2000
-
(2000)
IEEE Transactions on Advanced Packaging
, vol.23
-
-
Topper, M.1
Fehlberg, S.2
Scherpinski, K.3
Karduck, C.4
Glaw, V.5
Heinricht, K.6
Coskina, P.7
Ehrmann, O.8
Reichl, H.9
-
10
-
-
33845579637
-
Wafer level redistribution by ECD copper routing and nickel/gold bumping for CSP technology
-
Sept. 22-25, Cluj-Napoca, Romania
-
th International Symposium for Design, Technology, and Electronics Packaging (SIITME), 2005 Sept. 22-25, Cluj-Napoca, Romania
-
(2005)
th International Symposium for Design, Technology, and Electronics Packaging (SIITME)
-
-
Dietrich, L.1
Topper, M.2
Glaw, V.3
Ehrmann, O.4
Reichl, H.5
-
12
-
-
0036450051
-
Materials for 300 mm wafer level packaging technologies
-
Denver, USA
-
M. Topper, A. Achen, Ch. Lopper, V. Glaw, K. Samulewics, L. Dietrich, H. Reichl, "Materials for 300 mm Wafer Level Packaging Technologies", International Symposium on Microelectronics (IMAPS), 2002, Denver, USA
-
(2002)
International Symposium on Microelectronics (IMAPS)
-
-
Topper, M.1
Achen, A.2
Lopper, Ch.3
Glaw, V.4
Samulewics, K.5
Dietrich, L.6
Reichl, H.7
-
13
-
-
84897554992
-
Wafer bumping technique using electroplating for high-dense chip packaging
-
Aug. 17-20, Bejing, China
-
L. Dietrich, G. Engelmann, J. Wolf, O. Ehrmann, H. Reichl, "Wafer Bumping Technique Using Electroplating for High-Dense Chip Packaging", 3 International Symposium on ElectronicPackaging Technology (ISEPT), 1998 Aug. 17-20, Bejing, China
-
(1998)
3 International Symposium on ElectronicPackaging Technology (ISEPT)
-
-
Dietrich, L.1
Engelmann, G.2
Wolf, J.3
Ehrmann, O.4
Reichl, H.5
|