Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC

Proceedings - First NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2006

Volumn 2006, Issue , 2006, Pages 405-411

  Ahmad, B ^a   Erdogan, Ahmet T ^a   Khawam, Sami ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; MULTIPROCESSING SYSTEMS; QUALITY OF SERVICE; TELECOMMUNICATION NETWORKS;

COMMUNICATION REQUIREMENTS; MULTIPROCESSOR SYSTEM ON CHIP (MPSOC); NETWORK ON CHIP (NOC); TRAFFIC CONDITION;

MICROPROCESSOR CHIPS;

EID: 33845569484     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2006.25     Document Type: Conference Paper

References (12)

1. J. Walrand, P. Varaiya, "High-Performance Communication Networks". Morgan Kaufman, 2000.
2. Shashi Kumar, et. al, "A Network on Chip Architecture and Design Methodology", IEEE Computer Society Annual Symposium on VLSI, Pittsburgh,Pennsylvania, USA, April 2002.
3. Pierre Guerrier, Alain Greiner, "A Generic Architecture for on-chip Packet-switched Interconnections". 27-30 March 2000 Page(s):250 - 256. Digital Object Identifier 10.1109/ DATE. 2000.840047
4. L. Benini, G. De Micheli, "Network on Chips: A new SoC Paradigm", IEEE computer, Jan., 2002.
5. J.Duato, S.Yalamanchili, L. Ni, "Interconnection Networks, an Engineering Approach", IEEE Computer society press, 1997.
6. W. J. Dally, "Performance Analysis of a k-ary n-cube Interconnect Networks", IEEE Transactions on Computers, June 1990, pp. 775-785.
7. T. Ye, L. Benini and G. De Micheli, "Packetized On-Chip Interconnect Communication Analysis", DATE, International Conference on Design and Test Europe, 2003, pp. 344-349.
8. K. G. Shin and S. W. Daniel. Analysis and implementation of hybrid switching.IEEE Tran. on Computers, 1996.
9. J. Hu and R. Marculescu, "DyAD - Smart Routing for Networks-on-Chip", DAC 2004, June 2004, San Diego, California, USA.
10. Luca Benini, Giovanni DE Micheli, "Powering Networks on Chips: Energy Efficient and Reliable interconnect design for SoCs.". System Synthesis, 2001. Proceedings. The 14th International Symposium on 2001 Page(s): 33 - 38
11. W. Dally and B. Towels, "Route packets, not wires: Onchip interconnection networks." Design Automation Conference, 2001. Proceedings 18-22 June 2001 Page(s):684 - 689.
12. The network simulator - ns-2, available at http://www.isi.edu/nsnam/ns/