Mixed-size placement via line search

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 899-904

  Vorwerk, Kristofer ^a   Kennings, Andrew ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTATIONAL METHODS; COMPUTER AIDED INSTRUCTION; COMPUTER SELECTION AND EVALUATION; ERROR DETECTION; ITERATIVE METHODS;

AD HOC SCALING; CELL PLACEMENTS; MULTILEVEL FLOW; OBJECTIVE FUNCTIONS;

ONLINE SEARCHING;

EID: 33751434074     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560189     Document Type: Conference Paper

References (19)

1. T. Taghavi, X. Yang, and B.-K. Choi, "Dragon2005: large-scale mixed-size placement tool," in Proc. ISPD, 2005, pp. 245-247.
2. A. R. Agnihotri, S. Ono, and P. H. Madden, "Recursive bisection placement: feng shui 5.0 implementation details," in Proc. ISPD, 2005, pp. 230-232.
3. J. A. Roy et al., "Capo: robust and scalable open-source min-cut floorplacer," in Proc. ISPD, 2005, pp. 224-226.
4. A. B. Kahng, S. Reda, and Q. Wang, "Aplace: a general analytic placement framework," in Proc. ISPD, 2005, pp. 233-235.
5. T. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," in Proc. ISPD, 2005, pp. 185-192.
6. K. Chaudhary and S. K. Nag, "Method for analytical placement of cells using density surface representations," United States Patent 6,415,425, July 2002.
7. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. DAC, 1998, pp. 269-274.
8. K. Vorwerk, A. Kennings, and A. Vannelli, "Engineering details of a stable analytic placer," in Proc. ICCAD, 2004, 573-580.
9. K. Vorwerk and A. Kennings, "An improved multi-level framework for force-directed placement," in Proc. DATE, 2005, pp. 902-907.
10. B. Hu and M. Marek-Sadowska, "FAR: Fixed-points addition & relaxation based placement," in Proc. ISPD, 2002, pp. 161-166.
11. N. Viswanathan, M. Pan, and C. C.-N. Chu, "Fastplace: an analytical placer for mixed-mode designs," in Proc. ISPD, 2005, pp. 221-223.
12. A. Kennings and I. Markov, "Analytical minimization of half-perimeter wirelength," in Proc. ASPDAC, 2000, pp. 179-184.
13. D. Pham et al., "The design and implementation of a first-generation CELL processor," in Proc. International Solid-State Circuits Conference, 2005.
14. S. N. Adya et al., "Unification of partitioning, placement and floorplanning," in Proc. ICCAD, 2004, pp. 550-557.
15. S. Adya and I. Markov, "ISPD02 mixed-size placement benchmarks," http://vlsicad.eecs.umich.edu/BK/ISPD02bench, Current July 2004.
16. B. V. Cherkassky and A. V. Goldberg, "On implementing the push-relabel method for the maximum flow problem," Algorithmica, vol. 19, no. 4, pp. 390-410, 1997.
17. S.-W. Hur and J. Lillis, "Mongrel: Hybrid techniques for standard cell placement," in Proc. ICCAD, 2000, pp. 165-170.
18. X. Y. M. Wang and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. ICCAD, 2000, pp. 260-263.
19. http://gibbon.uwaterloo.ca.