메뉴 건너뛰기




Volumn 83, Issue 11-12, 2006, Pages 2564-2569

Relevance of the pulsed capacitance-voltage measurement technique for the optimization of SrBi2Ta2O9/high-k stack combination to be used in FeFET devices

Author keywords

C(V) measurement; FeFET; High k; MFIS; SBT

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; DATA STORAGE EQUIPMENT; ELECTRON TRAPS; GATES (TRANSISTOR); LEAKAGE CURRENTS;

EID: 33751237983     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2006.07.001     Document Type: Article
Times cited : (8)

References (20)
  • 6
    • 0004277486 scopus 로고
    • Nicollian E.H., and Brews J.R. (Eds), John Wiley & Sons
    • In: Nicollian E.H., and Brews J.R. (Eds). MOS Physics and Technology (1982), John Wiley & Sons
    • (1982) MOS Physics and Technology
  • 7
    • 33751233432 scopus 로고    scopus 로고
    • M. Rosmeulen, E. Sleeckx, K. De Meyer, in: Proceedings of 32nd Europe Solid-State Device Research Conference (2002).
  • 15
    • 3042715207 scopus 로고    scopus 로고
    • Houssa M. (Ed), Institute of Physics Publishing
    • In: Houssa M. (Ed). High-k Gate Dielectrics (2004), Institute of Physics Publishing
    • (2004) High-k Gate Dielectrics


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.