Bandwidth extension of low noise fractional-N synthesizers

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2005, Pages 211-214

  Meninger, Scott E ^a   Perrott, Michael H ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Fractional N; Frequency Synthesis; Jitter; Phase noise; Sigma delta

Indexed keywords

BANDWIDTH; DELTA SIGMA MODULATION; JITTER; NOISE ABATEMENT; SPURIOUS SIGNAL NOISE;

FRACTIONAL-N SYNTHESIZERS; FREQUENCY SYNTHESIS; SIGMA-DELTA;

FREQUENCY SYNTHESIZERS;

EID: 27644443116     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. T.A. Riley, M. A. Copeland, and T.A. Kwasniewski, "Delta - Sigma Modulation in Fractional- N Frequency Synthesis," IEEE JSSC, vol. 28, pp. 553-559, May 1993
2. S.E. Meninger and M.H. Perrott, "A fractional- N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise," IEEE Trans. Circuits Syst. II, vol. 50, pp. 839-849, Nov. 2003.
3. M.H. Perrott, M.D. Trott, C.G. Sodini, "A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, pp. 1028-1038, Aug. 2002.
4. nd Edition, Wiley & sons, 1998
5. S.Parmarti, L. Jansson, and I. Galton, "A Wideband 2.4GHz Delta-Sigma Fractional-N PLL With 1-Mb/s In-Loop Modulation," IEEE J. Solid-State Circuits, vol. 39, pp. 49-62, Jan. 2004.
6. E. Temporitit, et. al, "A 700kHz Bandwidth SD Fractional Synthesizer With Spurs Compensation and Linearization Techniques for WCDMA Applications," IEEE J. Solid-State Circuits, vol. 39, pp. 1446-1454, Sept. 2004.
7. S.R Norsworthy, R. Schreier, and G.C. Ternes, "Delta-Sigma Data Converters," IEEE Press, 1997
8. Y. Dufour, Method and Apparatus for Performing Fractional Division Charge Compensationin a Frequency Synthesizer. US Patent No. 6,130,561, 2000.
9. R. Bogdan, et. al., "All-Digital PLL and SM/EDGE Transmitter in 90nm CMOS," 2005 IEEE ISSCC Digest of Technical Papers, pp. 316-317, Feb. 2005