Active-feedback frequency-compensation technique for low-power multistage amplifiers

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 3, 2003, Pages 511-520

  Lee, Hoi ^a   Mok, Philip K T ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Active feedback; Active capacitive feedback network; Amplifiers; Frequency compensation; Multistage amplifiers

Indexed keywords

BANDWIDTH; CAPACITORS; CMOS INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS; SPURIOUS SIGNAL NOISE;

FREQUENCY COMPENSATION; LOW POWER AMPLIFIERS; MULTISTAGE AMPLIFIERS; THREE STAGE AMPLIFIERS;

DIGITAL INTEGRATED CIRCUITS;

EID: 0037344378     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.808326     Document Type: Article

References (19)

1. Int. Technol. Roadmap for Semiconductors, Semiconductor Industry Association, San Jose, CA, 2001.
2. J. H. Huijsing, "Multistage amplifier with capacitive nesting for frequency compensation," U.S. Patent 602 234, Apr. 19, 1984.
3. R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure," IEEE J. Solid-State Circuits, vol. 27, pp. 1709-1717, Dec. 1992.
4. R. G. H. Eschauzier and J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers. Boston, MA: Kluwer, 1995.
5. E. M. Cherry, "Comment on 'A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure'," IEEE J. Solid-State Circuits, vol. 31, pp. 753-754, May 1996.
6. F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "Multistage amplifier topologies with nested Gm-C compensation," IEEE J. Solid-State Circuits, vol. 32, pp. 2000-2011, Dec. 1997.
7. K. N. Leung and P. K. T. Mok, "Nested Miller compensation in low-power CMOS design," IEEE Trans. Circuits Syst. II, vol. 48, pp. 388-394, Apr. 2001.
8. H.-T. Ng, R. M. Ziazadeh, and D. J. Allstot, "A multistage amplifier technique with embedded frequency compensation," IEEE J. Solid-State Circuits, vol. 34, pp. 339-347, Mar. 1999.
9. K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, "Three-stage large capacitive load amplifier with damping-factor-control frequency compensation," IEEE J. Solid-State Circuits, vol. 35, pp. 221-230, Feb. 2000.
10. K. N. Leung and P. K. T. Mok, "Analysis of multistage amplifier-frequency compensation," IEEE Trans. Circuits Syst. I, vol. 48, pp. 1041-1056, Sept. 2001.
11. H. Lee and P. K. T. Mok, "Active-feedback frequency compensation for low-power multistage amplifiers," in Proc. IEEE Custom Integrated Circuits Conf., Orlando, FL, May 2002, pp. 325-328.
12. R. Castello, "CMOS buffer amplifier," in Analog Circuit Design, J. Huijsing, R. van der Plassche, and W. Sansen, Eds. Boston, MA: Kluwer, 1993, pp. 113-138.
13. R. Reay and G. Kovacs, "An unconditionally stable two-stage CMOS amplifier," IEEE J. Solid-State Circuits, vol. 30, pp. 591-594, May 1995.
14. B. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-18, pp. 629-633, Dec. 1983.
15. M. Steyaert and W. Sansen, "Power-supply rejection ratio in operational transconductance amplifier," IEEE J. Solid-State Circuits, vol. 37, pp. 1077-1084, Sept. 1990.
16. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 2nd ed. New York: Wiley, 1984.
17. B. Y. Kamath, R. G. Meyer, and P. R. Gray, "Relationship between frequency response and settling time of operational amplifier," IEEE J. Solid-State Circuits, vol. SC-9, pp. 347-352, Dec. 1974.
18. C. T. Chang, "Analysis of the settling behavior of an operational amplifier," IEEE J. Solid-State Circuits, vol. SC-17, pp. 74-80, Feb. 1982.
19. H. C. Yang and D. J. Allstot, "Considerations for fast settling operational amplifiers," IEEE Trans. Circuits Syst., vol. 37, pp. 326-334, Mar. 1990.