-
1
-
-
0022313711
-
Low-voltage operational amplifier with rail-to-rail input and output stages
-
Dec.
-
J. H. Huijsing and D. Linebarger, ''Low-voltage operational amplifier with rail-to-rail input and output stages,'' IEEE J. Solid-State Circuits, vol. 20, pp. 1144-1150, Dec. 1985.
-
(1985)
IEEE J. Solid-state Circuits
, vol.20
, pp. 1144-1150
-
-
Huijsing, J.H.1
Linebarger, D.2
-
2
-
-
0026982485
-
A 100-MHz 100-dB operational amplifier with multipath nested miller compensation structure
-
Dec.
-
R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure," IEEE J. Solid-State Circuits, vol. 27, pp. 1709-1717, Dec. 1992.
-
(1992)
IEEE J. Solid-state Circuits
, vol.27
, pp. 1709-1717
-
-
Eschauzier, R.G.H.1
Kerklaan, L.P.T.2
Huijsing, J.H.3
-
3
-
-
0031356398
-
Multistage amplifier topologies with nested Gm-C compensation
-
Dec.
-
F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, "Multistage amplifier topologies with nested Gm-C compensation," IEEE J. Solid-State Circuits, vol. 32, pp. 2000-2011, Dec. 1997.
-
(1997)
IEEE J. Solid-state Circuits
, vol.32
, pp. 2000-2011
-
-
You, F.1
Embabi, S.H.K.2
Sánchez-Sinencio, E.3
-
4
-
-
0037321176
-
A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors
-
Feb.
-
B. K. Thandri and J. Silva-Martínez, "A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors," IEEE J. Solid-State Circuits, vol. 38, pp. 237-243, Feb. 2003.
-
(2003)
IEEE J. Solid-state Circuits
, vol.38
, pp. 237-243
-
-
Thandri, B.K.1
Silva-Martínez, J.2
-
5
-
-
0035300253
-
Nested Miller compensation in low-power CMOS design
-
Apr.
-
K. N. Leung and P. K. T. Mok, "Nested Miller compensation in low-power CMOS design," IEEE Trans. Circuits Syst. II, vol. 48, pp. 388-394, Apr. 2001.
-
(2001)
IEEE Trans. Circuits Syst. II
, vol.48
, pp. 388-394
-
-
Leung, K.N.1
Mok, P.K.T.2
-
6
-
-
0033097422
-
A multistage amplifier technique with embedded frequency compensation
-
Mar.
-
H. T. Ng, R. M. Ziazadeh, and D. J. Allstot, "A multistage amplifier technique with embedded frequency compensation," IEEE J. Solid-State Circuits, vol. 34, pp. 339-347, Mar. 1999.
-
(1999)
IEEE J. Solid-state Circuits
, vol.34
, pp. 339-347
-
-
Ng, H.T.1
Ziazadeh, R.M.2
Allstot, D.J.3
-
7
-
-
0033907216
-
Three-stage large capacitive load amplifier with damping-factor-control frequency compensation
-
Feb.
-
K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, "Three-stage large capacitive load amplifier with damping-factor-control frequency compensation," IEEE J. Solid-State Circuits, vol. 35, pp. 221-230, Feb. 2000.
-
(2000)
IEEE J. Solid-state Circuits
, vol.35
, pp. 221-230
-
-
Leung, K.N.1
Mok, P.K.T.2
Ki, W.H.3
Sin, J.K.O.4
-
8
-
-
80054924554
-
Three stage amplifier frequency compensation
-
Lisbon, Portugal, Sept.
-
J. Ramos, X. Peng, M. Steyaert, and W. Sansen, "Three stage amplifier frequency compensation," in Proc. Eur. Solid-state Circuits Conf., Lisbon, Portugal, Sept. 2003, pp. 365-368.
-
(2003)
Proc. Eur. Solid-State Circuits Conf.
, pp. 365-368
-
-
Ramos, J.1
Peng, X.2
Steyaert, M.3
Sansen, W.4
-
9
-
-
0037344378
-
Active-feedback frequency-compensation technique for low-power multistage amplifiers
-
Mar.
-
H. Lee and P. K. T. Mok, "Active-feedback frequency-compensation technique for low-power multistage amplifiers," IEEE J. Solid-State Circuits, vol. 38, pp. 511-520, Mar. 2003.
-
(2003)
IEEE J. Solid-state Circuits
, vol.38
, pp. 511-520
-
-
Lee, H.1
Mok, P.K.T.2
-
10
-
-
0141885998
-
A dual-path bandwidth extention amplifier topology with dual-loop parallel compensation
-
Oct.
-
H. Lee, K. N. Leung, and P. K. T. Mok, "A dual-path bandwidth extention amplifier topology with dual-loop parallel compensation," IEEE J. Solid-State Circuits, vol. 38, pp. 1739-1744, Oct. 2003.
-
(2003)
IEEE J. Solid-state Circuits
, vol.38
, pp. 1739-1744
-
-
Lee, H.1
Leung, K.N.2
Mok, P.K.T.3
-
11
-
-
0036647564
-
Design Methodology and advances in nested Miller compensation
-
July
-
G. Palumbo and S. Pennisi, "Design Methodology and advances in nested Miller compensation," IEEE Trans. Circuits Syst. I, vol. 49, pp. 893-903, July 2002.
-
(2002)
IEEE Trans. Circuits Syst. I
, vol.49
, pp. 893-903
-
-
Palumbo, G.1
Pennisi, S.2
-
12
-
-
0036049420
-
Nested feed-forward gm-stage and nulling resistor plus nested Miller compensation for multistage amplifiers
-
Orlando, FL, May
-
X. Peng and W. Sansen, "Nested feed-forward gm-stage and nulling resistor plus nested Miller compensation for multistage amplifiers," in Proc. IEEE Custom Integrated Circuits Conf., Orlando, FL, May 2002, pp. 329-332.
-
(2002)
Proc. IEEE Custom Integrated Circuits Conf.
, pp. 329-332
-
-
Peng, X.1
Sansen, W.2
|