General method in the synthesis of ternary double pass-transistor circuits

Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors

Volumn 27, Issue 9, 2006, Pages 1566-1571

  Hang, Guoqiang ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

Double pass transistor logic; Logic synthesis; Multiple valued logic; Switching circuit theory

Indexed keywords

CIRCUIT THEORY; SWITCHING CIRCUITS;

CMOS TECHNOLOGY; DOUBLE PASS TRANSISTOR LOGIC; LOGIC SYNTHESIS; MULTIPLE VALUED LOGIC; POWER CONSUMPTION; SWITCHING CIRCUIT THEORY; TERNARY CIRCUITS;

MOSFET DEVICES;

EID: 33750593956     PISSN: 02534177     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (14)

1. Heung A, Mouftah H T. Depletion/enhancement CMOS for a low power family of three-valued logic circuits. IEEE J Solid-State Circuits, 1985, 20(2): 609.
2. Thoidis I, Soudris D, Fernandez J, et al. The circuit design of multiple-valued logic voltage-mode adders. Proc of ISCAS, 2001, IV-162.
3. Babu H, Islam M, Ali A, et al. A technique for logic design of voltage-mode pass transistor based multi-valued multipleoutput logic circuits. Proc of ISMVL, 2003: 111.
4. Wu X, Prosser F. CMOS ternary logic circuits. IEE Proceedings, 1990, 137-G(1): 21.
5. Philippe J M, Pillement S, Sentieys O. A low-power and highspeed quaternary interconnection link using efficient converters. Proc of ISCAS, 2005: 4689.
6. Hurst S L. Multiple-valued logic-its status and its future. IEEE Trans Computers, 1984, C-33(12): 1160.
7. Wu C, Huang H. Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic. IEEE J Solid-State Circuits, 1993, 28(8): 895.
8. Herrfeld A, Hentschke S. CMOS ternary dynamic differential logic. Electron Lett, 1994, 30(10): 762.
9. Toro F, Saletti R. CMOS dynamic ternary circuit with full logic swing and zero-static power consumption. Electron Lett, 1998, 34(11): 1083.
10. Suzuki M, Ohkubo N, Shinbo T, et al. A 1.5-ns 32-b CMOS ALU in double pass-transistor logic. IEEE J Solid-State Circuits, 1993, 28(11): 1145.
11. Gu R X, Sharaf K M, Elmasry M I. High-performance digital VLSI circuit design. Boston: Kiuwer Academic Publishers, 1996.
12. Markovic D, Nikolic B, Oklobdzija V G. A general method in synthesis of pass-transistor circuits. Microelectronics Journal, 2000, 31(11/12): 991.
13. Hang Guoqiang. Low power CMOS dynamic ternary circuit using double pass-transistor logic. Journal of Zhejiang University (Eng Sci), 2005, 39(6): 882 (in Chinese).
14. Park S J, Yoon B H, Yoon K S, et al. Design of quaternary logic gate using double pass-transistor logic with neuron MOS down literal circuit. Proc of ISMVL, 2004: 198.