General method in synthesis of pass-transistor circuits

Microelectronics Journal

Volumn 31, Issue 11-12, 2000, Pages 991-998

  Markovic D ^a   Nikolic B ^b   Oklobdzija V G ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c Integration Corporation   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC NETWORK TOPOLOGY; LOGIC CIRCUITS;

KARNAUGH MAPS; PASS-TRANSISTOR LOGIC;

TRANSISTORS;

EID: 0034502029     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0026-2692(00)00088-4     Document Type: Article

References (10)

1. K. Taki, A survey for pass-transistor logic technologies - Recent researches and developments and future prospects, Proceedings of the ASP-DAC'98 Asian and South Pacific Design Automation Conference, Feb. 1998, pp. 223-226.
2. P. Buch, A. Narayan, A.R. Newton, A. Sangiovanni-Vincentelli, Logic synthesis for large pass transistor circuits, Proceeding of the IEEE International Conference on Computer-Aided Design (ICCAD), November 1997, pp. 633-670.
3. Jaekel A., Bandyopadhyay S., Jullien G.A. Design of dynamic pass-transistor logic using 123 decision diagrams. IEEE Trans. on CAS-I: Fundamental Theory and Applications. 45:(11):1998;1172-1181.
4. Yano K., Sasaki Y., Rikino K., Seki K. Top-down pass-transistor logic design. IEEE Journal of Solid-State Circuits. 31:(6):1996;792-803.
5. Suzuki M., et al. 1.5 ns CMOS 16×16 multiplier using complementary pass-transistor logic. IEEE Journal of Solid-State Circuits. 28:(11):1993;599-602.
6. V.G. Oklobdžija, B. Duchene, Pass-Transistor Dual Value Logic for Low-Power CMOS, Proceedings of the 1995 International Symposium on VLSI Technology, Systems, and Applications, May-June, 1995, pp. 341-344.
7. Yano K., et al. 3.8 ns CMOS 16×16-b multiplier using complementary pass-transistor logic. IEEE Journal of Solid-State Circuits. 25:(2):1990;388-395.
8. Abu-Khater I.S., Bellaouar A., Elmasry M.I. Circuit techniques for CMOS low-power high-performance multipliers. IEEE Journal of Solid-State Circuits. 31:(10):1996;1535-1546.
9. P.Y.K. Cheung et al., High speed arithmetic design using CPL and DPL logic, Proceedings of the 23rd European Solid-State Circuits Conference, September 1997, pp. 360-363.
10. Oklobdžija V.G., Duchene B. Synthesis of high-speed pass-transistor logic. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing. 44:(11):1997;974-976.