Design and implementation of a workload specific simulator

Proceedings - Simulation Symposium

Volumn 2006, Issue , 2006, Pages 230-241

  Nakada, Takashi ^a   Tsumura, Tomoaki ^a   Nakashima, Hiroshi ^a  

^a TOYOHASHI UNIVERSITY OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

C CODES; CACHE SIMULATION; INSTRUCTION DEFINITIONS; WORKLOAD SIMULATORS;

CACHE MEMORY; CODES (SYMBOLS); COMPUTER SIMULATION; FUNCTION EVALUATION; OPTIMIZATION;

SIMULATORS;

EID: 33750134295     PISSN: 1080241X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ANSS.2006.19     Document Type: Conference Paper

References (19)

1. ARM Ltd. Real View developer suit, http://www.arm.com/products/DevTools/ RealViewDevSuite.html.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. Computer, 35(2):59-67, Feb. 2002.
3. M. Burtscher and I. Ganusov. Automatic synthesis of high-speed processor simulators. In Proc. 37th Annual Symp. Microarchitecture, pages 55-66, Dec. 2004.
4. B. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. ACM SIGMETRICS Performance Evaluation Review, 22(1):128-137, May 1994.
5. S. Girbal, G. Mouchard, A. Cohen, and O. Temam. DiST: A simple, reliable and scalable method to significantly reduce processor architecture simulation time. In Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, pages 1-12, June 2003.
6. L. B. Hosteller and B. Mirtich. DLXsim - a simulator for DLX. http://heather.cs.ucdavis.edu/~matloff/DLX/Report.html.
7. D. K. Keppel, E. J. Koldinger, S. J. Eggers, and H. M. Levy. Techniques for efficient inline tracing on a shared-memory multiprocessor. In Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, 1990.
8. P. Magnusson and B. Werner. Efficient memory simulation in SimICS. In Proc. 28th Annual Simulation Symp., 1995.
9. H. Matsuo, S. Imafuku, K. Ohno, and H. Nakashima. Shaman: A distributed simulator for shared memory multiprocessors. In Proc. 10th IEEE/ACM Intl. Symp. Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pages 347-355, Oct. 2002.
10. T. Nakada and H. Nakashima. Design and implementation of a high speed microprocessor simulator BurstScalar. In Proc. 12th IEEE/ACM Intl. Symp. Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pages 364-372, Oct. 2004.
11. M. Rosenblum, S. A. Herrod, E. Witchel, and A. Gupta. Complete computer system simulation: The SimOS approach. IEEE Parallel & Distributed Technology, 3(4):34-43, 1995.
12. J. B. Rothman and A. J. Smith. Multiprocessor memory reference generator using Cerberus. In Proc. 7th IEEE/ACM Intl. Symp. Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pages 278-287, Oct. 1999.
13. E. Schnarr and J. Larus. Fast out-of-order processor simulation using memoization. In Proc. 8th Intl. Conf. Architectural Support for Programming Languages and Operating Systems, pages 283-294, 1998.
14. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proc. 10th Intl. Conf. Architectural Support for Programming Languages and Operating Systems, pages 45-57, Oct. 2002.
15. The Bochs Project. Bochs: The cross platform IA-32 emulator. http://bochs.sourceforge.net/, Aug. 2005.
16. R. A. Uhlig and T. N. Mudge. Trace-driven memory simulation: A survey. ACM Computing Surveys, 29(2):128-170, June 1997.
17. J. E. Veenstra and R. J. Fowler. MINT: A front end for efficient simulation of shared-memory multiprocessors. In Proc. 2nd IEEE/ACM Intl. Symp. Modeling, Analysis and Simulation of Computer and Telecommunication Systems, pages 201-207, Feb. 1994.
18. E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, pages 68-79, May 1996.
19. V. Z̃ivojnović and H. Meyr. Compiled HW/SW co-simulation. In Proc. 33rd ACM IEEE Design Automation Conf., pages 690-695, June 1996.