Shaman: A distributed simulator for shared memory multiprocessors

Proceedings - IEEE Computer Society's Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, MASCOTS

Volumn 2002-January, Issue , 2002, Pages 347-355

  Matsuo, H ^a,b   Imafuku, S ^a,c   Ohno, K ^a   Nakashima, H ^a  

^a TOYOHASHI UNIVERSITY OF TECHNOLOGY   (Japan)

^b Fujitsu Prime Software Technologies Ltd   (Japan)

^c SEIKO EPSON CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIPROCESSING SYSTEMS; SIMULATORS;

ARCHITECTURAL SIMULATORS; CACHE SIMULATION; DISTRIBUTED SHARED MEMORY; INSTRUCTION-LEVEL; LOGICAL BEHAVIOR; LU DECOMPOSITION; MEMORY REFERENCES; SHARED MEMORY MULTIPROCESSOR;

MEMORY ARCHITECTURE;

EID: 16244374681     PISSN: 15267539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOT.2002.1167095     Document Type: Conference Paper

References (17)

1. S. V. Adve and M. D. Hill. A unified formalization of four shared-memory models. IEEE Trans. Parallel and Distributed Systems, 4(6):613-624, June 1993.
2. K. M. Chandy and J. Misra. Asynchronous distributed simulation via a sequence of parallel computations. Communications of ACM, 24(11):198-206, Sept. 1981.
3. S. Imafuku, K. Ohno, and H. Nakashima. Reference filtering for distributed simulation of shared memory multiprocessors. In Proc. 34th Annual Simulation Symp., pages 219-226, May 2001.
4. D. R. Jefferson. Virtual time. ACM Trans. Programming Languages and Systems, 7(3):404-425, July 1985.
5. P. Keleher.Lazy Release Consistency for Distributed Shared Memory. PhD thesis, Dept. Computer Science, Rice Univ., Jan. 1994.
6. D. K. Keppel, E. J. Koldinger, S. J. Eggers, and H. M. Levy. Techniques for efficient inline tracing on a shared-memory multiprocessor. In Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, 1990.
7. P. Magnusson and B. Werner. Efficient memory simulation in SimICS. In Proc. 28th Annual Simulation Symp., 1995.
8. S. S. Mukherjee, S. K. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M. D. Hill, J. R. Larus, and D. A. Wood. Wisconsin Wind Tunnel II: A fast and portable parallel architecture simulator. In Proc. Workshop on Performance Analysis and Its Impact on Design, June 1997.
9. T. Puzak. Analysis of Cache Replacement Algorithms. PhD thesis, Univ. Massachusetts, 1985.
10. S. K. Reinhardt, M. D. Hill, J. R. Larus, A. R. Lebeck, J. C. Lewis, and D. A. Wood. The Wisconsin Wind Tunnel: Virtual prototyping of parallel computers. In Proc. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, pages 48-60, May 1993.
11. M. Rosenblum, S. A. Herrod, E. Witchel, and A. Gupta. Complete computer system simulation: The SimOS approach. IEEE Parallel & Distributed Technology, 3(4):34-43, 1995.
12. J. B. Rothman and A. J. Smith. Multiprocessor memory reference generator using Cerberus. In Proc. MASCOTS'99, pages 278-287, Oct. 1999.
13. P. Stenstrom. A survey of cache coherence schemes for multiprocessors. Computer, 23(6):14-24, June 1990.
14. R. A. Uhlig and T. N. Mudge. Trace-driven memory simulation: A survey. ACM Computing Surveys, 29(2):128-170, June 1997.
15. J. E. Veenstra and R. J. Fowler. Mint: A front end for efficient simulation of shared-memory multiprocessors. In Proc. MASCOTS'94, pages 201-207, Feb. 1994.
16. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. 22nd Intl. Symp. Computer Architecture, pages 24-36, June 1995.
17. Y. Zhou, L. Iftode, and K. Li. Performance evaluation of two home-based lazy consistency protocols for shared virtual memory systems. In Proc. 2nd Symp. Operating Systems Design and Implementation, pages 75-88, Oct. 1996.