Algorithmic and architectural co-design for integer motion estimation of AVS

IEEE Transactions on Consumer Electronics

Volumn 52, Issue 3, 2006, Pages 1092-1098

  Sheng, Bin ^a   Gao, Wen ^b   Xie, Don ^c  

^a HARBIN INSTITUTE OF TECHNOLOGY   (China)

^b PEKING UNIVERSITY   (China)

^c INSTITUTE OF COMPUTING TECHNOLOGY   (China)

Author keywords

AVS; Co design; Motion estimation; VLSI

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; IMAGE CODING; REAL TIME SYSTEMS; VLSI CIRCUITS;

INTEGER MOTION ESTIMATION; MOTION VECTOR PREDICTION; MULTIPLE REFERENCE FRAMES; REAL-TIME REQUIREMENT;

MOTION ESTIMATION;

EID: 33750104366     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2006.1706512     Document Type: Article

References (24)

1. Audio Video Coding Standard Workgroup of China (AVS), Advanced Coding of Audio and Video - Part 2: Video, December 2004.
2. ISO/IEC IS 13818, General Coding of Moving Picture and Associated Audio Information, 1994.
3. Information technology - Coding of audio-visual objects - Part 2: Visual (ISO/IEC FCD 14496), July 2001.
4. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 ISO/IEC 14496-10 AVC), May 2003
5. X.Y. Ji, D.B. Zhao. New bi-prediction techniques for B pictures coding. Proceedings of 2004 IEEE International Conference on Multimedia and Expo (ICME2004), Taipei, June 2004, 1: 101-104.
6. Q. Wang, D.B. Zhao, S.W. Ma. Context-based 2D-VLC for video coding. Proceedings of 2004 IEEE International Conference on Multimedia and Expo (ICME2004), Taipei, June 2004, 1: 89-92.
7. C.X. Zhang, J. Lou, L. Yu. The technique of pre-scaled integer transform. Proceedings of 2005 IEEE International Symposium on Circuits and Systems (ISCAS2005), Kobe, Japan, May 2005, 1: 316-319.
8. L. Yu, F. Yi, J. Dong, C.X. Zhang. Proceedings of 2005 Visual Communications and Image Processing (VCIP 2005), 2005, 679-690.
9. T. Komarek, P. Pirsch. Array architectures for block matching algorithms. IEEE Transactions on Circuits and Systems, 1989, 36 (10): 1301-1308.
10. L.D. Vos, M. Stegherr. Parameterizable VLSI architectures for the full-search block-matching algorithm. IEEE Transactions on Circuits and Systems, 1989, 36(10): 1309-1316.
11. K.M. Yang, M.T. Sun, L. Wu. A family of VLSI designs for the motion compensation block-matching algorithm. IEEE Transactions on Circuits and Systems, 1989, 36(10): 1317-1325.
12. C.H. Chou, Y.C. Chen. A VLSI architecture for real-time and flexible image template matching. IEEE Transactions on Circuits and Systems, 1989, 36 (10):1336-1342.
13. C.H. Hsieh, T.P. Lin. VLSI architecture for block-matching motion estimation algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 1992, 2(2):169-175.
14. H. Yeo, Y.H. Hu. A novel modular systolic array architecture for full-search block matching motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 1995, 5(5):407-416
15. Y.K. Lai, L.G. Chen. A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 1998, 8(2):124-127.
16. Y.H. Yeh, C.Y. Lee. Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999, 7(3):345-358.
17. H. M. Jong, L. G. Chen, T. D. Chiueh. Parallel architectures for 3-step hierarchical search block-matching algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 1994, 4(4):407-416
18. S. Futta, W. Wolf. A flexible parallel architecture adopted to block-matching motion estimation algorithms. IEEE Transactions on Circuits and Systems for Video Technology, 1996, 6(1):74-86
19. M. Mizuno, Y. Ooi, N. Hayashi, et al. A 1.5-W single-chip MPEG-2MP♂L video encoder with low power motion estimation and clocking. IEEE Journal of Solid-State Circuits, 1997, 32(11):1807-1816.
20. M. Takahashi, T. Nishikawa, M. Hamada, et al. A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme. IEEE Journal of Solid-State Circuits, 1998, 33(11):1772-1780.
21. J. H. Lee, K. W. Lim, B. C. Song, J. B. Ra. A fast multi-resolution block matching algorithm and its VLSI architecture for low bit-rate video coding. IEEE Transactions on Circuits and Systems for Video Technology, 2001, 11(12):1289-1301.
22. T. C. Chen, S. Y. Chien, et al. Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Transactions on Circuits and Systems for Video Technology, 2006, 16(6):673-688
23. L. Zhang, D. Xie and D. Wu. Improved FFSBM algorithm and its VLSI architecture for AVS video standard. Journal of Computer Science and Technology, 2006, 21(3):378-382.
24. AVS 1.0 RM52C, December 2004.