-
1
-
-
0024753317
-
Array architectures for block matching algorithms
-
Oct.
-
L. K. Komarek and P. Pirsch, "Array architectures for block matching algorithms," IEEE Trans. Circuits Syst., vol. 36, pp. 1301-1308, Oct. 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, pp. 1301-1308
-
-
Komarek, L.K.1
Pirsch, P.2
-
2
-
-
0024754624
-
A VLSI architecture for a pel recursive motion estimation algorithm
-
Oct.
-
R. C. Kim and S. U. Lee, "A VLSI architecture for a pel recursive motion estimation algorithm," IEEE Trans. Circuits Syst., vol. 36, pp. 1291-1300, Oct. 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, pp. 1291-1300
-
-
Kim, R.C.1
Lee, S.U.2
-
3
-
-
0024754362
-
Parameterizable VLSI architectures for the full-search block matching algorithm
-
Oct.
-
L. De Vos and M. Stegherr, "Parameterizable VLSI architectures for the full-search block matching algorithm," IEEE Trans. Circuits Syst., vol. 36, pp. 1309-1316, Oct. 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, pp. 1309-1316
-
-
De Vos, L.1
Stegherr, M.2
-
4
-
-
0024755322
-
A family of VLSI designs for the motion compensated block-matching algorithm
-
Oct.
-
K. M. Yang, M. T. Sun, and L. Wu, "A family of VLSI designs for the motion compensated block-matching algorithm," IEEE Trans. Circuits Syst., vol. 36, pp. 1317-1325, Oct. 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, pp. 1317-1325
-
-
Yang, K.M.1
Sun, M.T.2
Wu, L.3
-
5
-
-
0026883789
-
VLSI architecture for block-matching motion estimation algorithm
-
June
-
C. H. Hsieh and T. P. Lin, "VLSI architecture for block-matching motion estimation algorithm," IEEE Trans. Circuits Syst. Video Technol., vol. 2, pp. 169-175, June 1992.
-
(1992)
IEEE Trans. Circuits Syst. Video Technol.
, vol.2
, pp. 169-175
-
-
Hsieh, C.H.1
Lin, T.P.2
-
6
-
-
0027151425
-
A half-pel precision motion estimation processor for NTSC-resolution video
-
San Diego, CA, May 9-12
-
S. I. Uramoto, A. Takabatake, M. Suzuki, H. Sakurai, and M. Yoshimoto, "A half-pel precision motion estimation processor for NTSC-resolution video," in IEEE Custom Integrated Circuits Conf., San Diego, CA, May 9-12, 1993, pp. 11.2.1-11.2.4.
-
(1993)
IEEE Custom Integrated Circuits Conf.
-
-
Uramoto, S.I.1
Takabatake, A.2
Suzuki, M.3
Sakurai, H.4
Yoshimoto, M.5
-
7
-
-
0028608179
-
A fast array architecture for block matching algorithm
-
London, U.K., May 30-June 2
-
J. Baek, S. Nam, M. Lee, C. Oh, and K. Hwang, "A fast array architecture for block matching algorithm," in Proc. ISCAS'94, London, U.K., May 30-June 2, 1994, pp. 4.211-4.214.
-
(1994)
Proc. ISCAS'94
-
-
Baek, J.1
Nam, S.2
Lee, M.3
Oh, C.4
Hwang, K.5
-
8
-
-
0028996590
-
A high-throughput and flexible VLSI architecture for motion estimation
-
Detroit, MI, May 8-12
-
C. L. Wang, K. M. Chen, and J. M. Hsiung, "A high-throughput and flexible VLSI architecture for motion estimation," in Proc. ICASSP '95, Detroit, MI, May 8-12, 1995, pp. 3295-3298.
-
(1995)
Proc. ICASSP '95
, pp. 3295-3298
-
-
Wang, C.L.1
Chen, K.M.2
Hsiung, J.M.3
-
9
-
-
0029356663
-
Scalable array architecture design for full search block matching
-
Aug.
-
S. Chang, J. H. Hwang, and C. W. Jen, "Scalable array architecture design for full search block matching," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 332-343, Aug. 1995.
-
(1995)
IEEE Trans. Circuits Syst. Video Technol.
, vol.5
, pp. 332-343
-
-
Chang, S.1
Hwang, J.H.2
Jen, C.W.3
-
10
-
-
0029388105
-
A novel modular systolic array architecture for full-search block matching motion estimation
-
Oct.
-
H. Yeo and Y. H. Hu, "A novel modular systolic array architecture for full-search block matching motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 407-416, Oct. 1995.
-
(1995)
IEEE Trans. Circuits Syst. Video Technol.
, vol.5
, pp. 407-416
-
-
Yeo, H.1
Hu, Y.H.2
-
11
-
-
0029386682
-
VLSI architecture for a flexible block matching processor
-
Oct.
-
L. De Vos and M. Schobinger, "VLSI architecture for a flexible block matching processor," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 417-428, Oct. 1995.
-
(1995)
IEEE Trans. Circuits Syst. Video Technol.
, vol.5
, pp. 417-428
-
-
De Vos, L.1
Schobinger, M.2
-
12
-
-
0019923189
-
Why systolic architectures
-
Jan.
-
H. T. Kung, "Why systolic architectures," IEEE Trans. Comput., vol. C-15, pp. 37-46, Jan. 1982.
-
(1982)
IEEE Trans. Comput.
, vol.C-15
, pp. 37-46
-
-
Kung, H.T.1
-
13
-
-
0003859414
-
-
Englewood Cliffs, NJ: Prentice-Hall
-
S. Y. Kung, VLSI Array Processors. Englewood Cliffs, NJ: Prentice-Hall, 1988.
-
(1988)
VLSI Array Processors
-
-
Kung, S.Y.1
-
14
-
-
0029252088
-
A half-pel precision MPEG2 motion estimation processor with concurrent three-vector search
-
Feb.
-
K. Ishihara, S. Masuda, S. Hattori, H. Nishikawa, Y. Ajioka, T. Yamada, H. Amishiro, and M. Yoshimoto, "A half-pel precision MPEG2 motion estimation processor with concurrent three-vector search," in Proc. ISSCC'95, Feb. 1995, pp. 288-289.
-
(1995)
Proc. ISSCC'95
, pp. 288-289
-
-
Ishihara, K.1
Masuda, S.2
Hattori, S.3
Nishikawa, H.4
Ajioka, Y.5
Yamada, T.6
Amishiro, H.7
Yoshimoto, M.8
-
15
-
-
2342550909
-
An efficient memory architecture for motion estimation processor design
-
Seattle, WA, Apr. 29-May 3
-
G. L. Tzeng and C. Y. Lee, "An efficient memory architecture for motion estimation processor design," in Proc. ISCAS'95, Seattle, WA, Apr. 29-May 3, 1995.
-
(1995)
Proc. ISCAS'95
-
-
Tzeng, G.L.1
Lee, C.Y.2
-
16
-
-
0028996589
-
Semi-systolic array based motion estimation processor design
-
Detroit, MI, May 8-12
-
M. C. Lu and C. Y. Lee, "Semi-systolic array based motion estimation processor design," in Proc. ICASSP'95, Detroit, MI, May 8-12, 1995.
-
(1995)
Proc. ICASSP'95
-
-
Lu, M.C.1
Lee, C.Y.2
|