-
2
-
-
0029230835
-
"Test Program Generation for Functional Verification of PowerPC Processors in IBM"
-
June
-
A. Aharon, D. Goodman, M. Levinger, Y. Lichtenstein, Y. Malka, C. Metzger, M. Molcho, and G. Shurek, "Test Program Generation for Functional Verification of PowerPC Processors in IBM," Proc. 32nd Design Automation Conf., pp. 279-285, June 1995.
-
(1995)
Proc. 32nd Design Automation Conf.
, pp. 279-285
-
-
Aharon, A.1
Goodman, D.2
Levinger, M.3
Lichtenstein, Y.4
Malka, Y.5
Metzger, C.6
Molcho, M.7
Shurek, G.8
-
3
-
-
84949232934
-
"X-Gen: A Random Test-Case Generator for Systems and SoCs"
-
Oct
-
R. Emek, I. Jaeger, Y. Naveh, G. Bergman, G. Aloni, Y. Katz, M. Farkash, I. Dozoretz, and A. Goldin, "X-Gen: A Random Test-Case Generator for Systems and SoCs," Proc. IEEE Int'l High Level Design Validation and Test Workshop, pp. 145-150, Oct. 2002.
-
(2002)
Proc. IEEE Int'l High Level Design Validation and Test Workshop
, pp. 145-150
-
-
Emek, R.1
Jaeger, I.2
Naveh, Y.3
Bergman, G.4
Aloni, G.5
Katz, Y.6
Farkash, M.7
Dozoretz, I.8
Goldin, A.9
-
5
-
-
0036991699
-
"Using a Constraint Satisfaction Formulation and Solution Techniques for Random Test Program Generation"
-
E. Bin, R. Emek, G. Shurek, and A. Ziv, "Using a Constraint Satisfaction Formulation and Solution Techniques for Random Test Program Generation," IBM Systems J., vol. 41, no. 3, pp. 386-402, 2002.
-
(2002)
IBM Systems J.
, vol.41
, Issue.3
, pp. 386-402
-
-
Bin, E.1
Emek, R.2
Shurek, G.3
Ziv, A.4
-
7
-
-
0042635846
-
"Coverage Directed Test Generation for Functional Verification Using Bayesian Networks"
-
June
-
S. Fine and A. Ziv, "Coverage Directed Test Generation for Functional Verification Using Bayesian Networks," Proc. 40th Design Automation Conf., pp. 286-291, June 2003.
-
(2003)
Proc. 40th Design Automation Conf.
, pp. 286-291
-
-
Fine, S.1
Ziv, A.2
-
9
-
-
0001909165
-
"Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator"
-
Mar
-
L. Fournier, Y. Arbetman, and M. Levinger, "Functional Verification Methodology for Microprocessors Using the Genesys Test-Program Generator," Proc. 1999 Design, Automation and Test in Europe Conf. (DATE), pp. 434-441, Mar. 1999.
-
(1999)
Proc. 1999 Design, Automation and Test in Europe Conf. (DATE)
, pp. 434-441
-
-
Fournier, L.1
Arbetman, Y.2
Levinger, M.3
-
10
-
-
0000710299
-
"Queries and Concept Learning"
-
D. Angluin, "Queries and Concept Learning," Machine Learning, vol. 2, no. 4, pp. 319-342, 1988.
-
(1988)
Machine Learning
, vol.2
, Issue.4
, pp. 319-342
-
-
Angluin, D.1
-
11
-
-
0003846041
-
"A Tutorial on Learning with Bayesian Networks"
-
Technical Report MSR-TR-95-06, Microsoft Research, Redmond, Wash
-
D. Heckerman, "A Tutorial on Learning with Bayesian Networks" Technical Report MSR-TR-95-06, Microsoft Research, Redmond, Wash., 1996.
-
(1996)
-
-
Heckerman, D.1
-
13
-
-
0001663135
-
"Learning Boolean Functions via the Fourier Transform"
-
V. Roychowdhury, K.-Y. Siu, and A. Orlitsky, eds., Kluwer Academic
-
Y. Mansour, "Learning Boolean Functions via the Fourier Transform," Theoretical Advances in Neural Computation and Learning, V. Roychowdhury, K.-Y. Siu, and A. Orlitsky, eds., pp. 391-424, Kluwer Academic, 1994.
-
(1994)
Theoretical Advances in Neural Computation and Learning
, pp. 391-424
-
-
Mansour, Y.1
-
14
-
-
0004278278
-
-
C. May, E. Silha, R. Simpson, and H. Warren, eds. Morgan Kaufmann
-
The PowerPC Architecture, C. May, E. Silha, R. Simpson, and H. Warren, eds. Morgan Kaufmann, 1994.
-
(1994)
The PowerPC Architecture
-
-
-
15
-
-
0036047838
-
"Hole Analysis for Functional Coverage Data"
-
June
-
O. Lachish, E. Marcus, S. Ur, and A. Ziv, "Hole Analysis for Functional Coverage Data," Proc. 39th Design Automation Conf., pp. 806-811, June 2002.
-
(2002)
Proc. 39th Design Automation Conf.
, pp. 806-811
-
-
Lachish, O.1
Marcus, E.2
Ur, S.3
Ziv, A.4
-
16
-
-
1942436273
-
"Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification"
-
A. Adir, E. Almog, L. Fournier, E. Marcus, M. Rimon, M. Vinov, and A. Ziv, "Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification," IEEE Design and Test of Computers, vol. 21, no. 2, pp. 84-93, 2004.
-
(2004)
IEEE Design and Test of Computers
, vol.21
, Issue.2
, pp. 84-93
-
-
Adir, A.1
Almog, E.2
Fournier, L.3
Marcus, E.4
Rimon, M.5
Vinov, M.6
Ziv, A.7
|