How to fake 1000 registers

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2005, Pages 7-18

  Oehmke, David W ^a,b   Binkert, Nathan L ^a   Mudge, Trevor ^a   Reinhardt, Steven K ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b CRAY INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGICAL REGISTER SPACE; MULTITHREADING; VIRTUAL CONTEXT ARCHITECTURE (VCA);

CACHE MEMORY; COMPUTER OPERATING SYSTEMS; FORMAL LOGIC;

COMPUTER ARCHITECTURE;

EID: 33749410234     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2005.21     Document Type: Conference Paper

References (30)

1. H. Akkary, R. Rajwar, and S. T. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In 36th Ann. Int'l Symp. on Microarchitecture, pages 423-434, Dec. 2003.
2. R. Balasubramonian, S. Dwarkadas, and D. Albonesi. Reducing the complexity of the register file in dynamic superscalar processors. In 34th Ann. Int 7 Symp. on Microarchitecture, pages 237-248, Dec. 2001.
3. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using M5. In Proc. Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads, Feb. 2003.
4. S. Cho, P.-C. Yew, and G. Lee. Decoupling local variable accesses in a wide-issue superscalar processor. In Proc. 26th Ann. Int'l Symp. on Computer Architecture, pages 100-110, May 1999.
5. Intel Corporation. Intel LA-64 Architecture Software Developer's Manual. Santa Clara, CA, 2000.
6. J.-L. Cruz, A. González, M. Valero, and N. P. Topham. Multiple-banked register file architectures, in Proc. 27th Ann. Int'l Symp. on Computer Architecture, pages 316-325, June 2000.
7. D. R. Ditzel and H. R. McLellan. Register allocation for free: The C machine stack cache. In Proc. Symp. on Architectural Support for Programming Languages and Operating Systems, pages 48-56, Mar. 1982.
8. Free Software Foundation. GNU Compiler Collection. http://gcc.gnu.org.
9. L. Gwennap. Digital 21264 sets new standard. Microprocessor Report, 10(14):11-16, Oct. 28, 1996.
10. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
11. M. Huguet and T. Lang. Architectural support for reduced register saving/restoring in single-window register files. ACM Trans. Computer Systems, 9(1):66-97, Feb. 1991.
12. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded spare processor. IEEE Micro, 25(2):21-29, March/April 2005.
13. H.-H. S. Lee, M. Smelyanskiy, G. S. Tyson, and C. J. Newburn. Stack value file: Custom microarchitecture for the stack. In Proc. 7th Int 7 Symp. on High-Performance Computer Architecture (HPCA), pages 5-14, Jan. 2001.
14. J. L. Lo, S. S. Parekh, S. J. Eggers, H. M. Levy, and D. M. Tullsen. Software-directedregister deallocation for simultaneous multithreaded processors. IEEE Trans. Parallel and Distributed Systems, 10(9):922-933, Sept. 1999.
15. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1), Feb. 2002.
16. M. M. Martin, A. Roth, and C. N. Fischer. Exploiting dead value information. In 30th Ann. Int 7 Symp. on Microarchitecture, pages 125-135, Dec. 1997.
17. T. Monreal, A. Gonzlez, M. Valero, J. Gonzlez, and V. Vinals. Delaying physical register allocation through virtual-physical registers. In 32nd Ann, Int'l Symp, on Microarchitecture, pages 186-192, Nov. 1999.
18. M. Moudgill, K. Pingali, and S. Vassiliadis. Register renaming and dynamic speculation: an alternative approach. In Proceedings of MICRO-26, 1993.
19. P. R. Nuth and W. J. Dally. The named-state register file: Implementation and performance. In Proc. 1st Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 4-13, Jan. 1995.
20. D. A. Patterson and C. H. Sequin. RISC I: A reduced instruction set VLSI computer. In Proc. 8th Intl. Symp. Computer Architecture, volume 32, pages 443-457, Nov. 1981.
21. M. Postiff, D. Greene, S. Raasch, and T. N. Mudge. Integrating superscalar processor components to implement register caching. In Proc. 2001 Int'l Conf. on Supercomputing, pages 348-357, 2001.
22. S. E. Raasch and S. K. Reinhardt. The impact of resource partitioning on smt processors. In Proc. 12th Ann. Int'l Conf. on Parallel Architectures and Compilation Techniques, September 2003.
23. J. A. Redstone, S. J. Eggers, and H. M. Levy. Mini-threads: Increasing tip on small-scale smt processors. In Proc. 9th Int 7 Symp. on High-Performance Computer Architecture (HPCA), pages 19-30, Feb. 2003.
24. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proc. Tenth Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS X), pages 45-57, Oct. 2002.
25. R. L. Sites. How to use 1000 registers. In Caltech Conference on VLSI, pages 527-532. Caltech Computer Science Dept, 1979.
26. R. L. Sites, editor. Alpha Architecture Reference Manual. Digital Press, 3 edition, 1998.
27. D. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proc. 23rdAnn. Int'l Symp. on Computer Architecture, pages 191-202, May 1996.
28. C. A. Waldspurgerand W. E. Weihl. Register relocation: Flexible contexts for multithreading. In Proc. 20th Ann. Int'l Symp. on Computer Architecture, pages 120-130, May 1993.
29. D. L. Weaver and T. Germond, editors. SPARC Architecture Manual (Version 9). PTR Prentice Hall, 1994.
30. R. Yung and N. C. Wilhelm. Caching processor general registers. In Proc. 1995 Int'l Conf. on Computer Design, pages 307-312, Oct. 1995.