메뉴 건너뛰기




Volumn 14, Issue 7, 2006, Pages 945-970

BFS-DEVS: A general DEVS-based formalism for behavioral fault simulation

Author keywords

Concurrent and Comparative Simulation; DEVS; Discrete event simulation; Fault simulation; VHDL

Indexed keywords

ALGORITHMS; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION; FAULT TOLERANT COMPUTER SYSTEMS;

EID: 33749069078     PISSN: 1569190X     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.simpat.2006.05.002     Document Type: Article
Times cited : (9)

References (36)
  • 2
    • 33749081206 scopus 로고    scopus 로고
    • M. Larsson, Behavioral and structural model based approaches to discrete diagnosis, Ph.D. Thesis, Linkping University, Sweden, 1999.
  • 3
    • 33749054500 scopus 로고    scopus 로고
    • N. Giambiasi, J. Santucci, A. Courbis, Test pattern generation for behavioral descriptions in VHDL, in: Proceedings of the Euro-VHDL Conference, 1991.
  • 4
    • 33749052550 scopus 로고    scopus 로고
    • J. Santucci, A. Courbis, N. Giambiasi, Behavioral testing of digital circuits, Journal of Microelectronic System Integration 1 (1).
  • 5
    • 33749078794 scopus 로고    scopus 로고
    • E. Kofman, N. Giambiasi, S. Junco, FDEVS: A general DEVS-based formalism for fault modeling and simulation, in: Proceedings of the European Simulation Symposium, 2000.
  • 6
    • 84949658137 scopus 로고    scopus 로고
    • F. Corno, G. Cumani, M.S. Reorda, G. Squillero, An RT-level fault model with high gate level correlation, in: Proceedings of the IEEE International High Level Design Validation Workshop, 2000.
  • 7
    • 0030685607 scopus 로고    scopus 로고
    • G. Buonanno, L.F.F. Ferrandi, F. Fummi, D. Sciuto, How an "evolving" fault model improves the behavioral test generation, in: Proceedings of the IEEE Seventh Great Lakes Symposium on VLSI (GLS-VLSI '97), 1997.
  • 8
    • 0034484424 scopus 로고    scopus 로고
    • P.A. Thaker, V.D. Agrawal, M.E. Zaghloul, Register-transfer level fault modeling and test evaluation techniques for VLSI circuits, in: Proceedings of the IEEE International Test Conference, 2000.
  • 9
    • 0024132238 scopus 로고    scopus 로고
    • S. Gai, P. Montessoro, F. Somenzi, The performance of the concurrent fault simulation algorithms in MOZART, in: Proceedings of the Design Automation Conference, 1988, pp. 692-697.
  • 10
    • 0024123369 scopus 로고    scopus 로고
    • D. Machlin, D. Gross, S. Kadkade, E. Ulrich, Switch level concurrent fault simulation based on a general purpose list traversal mechanism, in: Proceedings of the International Test Conference, 1988, pp. 574-581.
  • 11
    • 0026175280 scopus 로고    scopus 로고
    • P. Montessoro, S. Gai, Creator: General and efficient multilevel concurrent fault simulation, in: Proceedings of the Design Automation Conference, 1991, pp. 160-163.
  • 12
    • 33845339895 scopus 로고    scopus 로고
    • A. Fin, F. Fummi, A VHDL error simulator for functional test generation, in: Design, Automation and Test in Europe (DATE '00), 2000.
  • 13
    • 33749052549 scopus 로고    scopus 로고
    • G.S. Fulvio Corno, Matteo Sonza Reorda, RT-level fault simulation techniques based on simulation command scripts, in: Proceedings of the XV Conference on Design of Circuits and Integrated Systems, 2000, pp. 825-830.
  • 17
    • 84938738286 scopus 로고
    • A deductive method for simulating faults in logic circuits
    • Armstrong D. A deductive method for simulating faults in logic circuits. IEEE Transactions on Computers 21 (1972) 464-471
    • (1972) IEEE Transactions on Computers , vol.21 , pp. 464-471
    • Armstrong, D.1
  • 18
    • 0017428755 scopus 로고    scopus 로고
    • M. Abramovici, M. Breuer, K. Kumar, Concurrent fault simulation and functional level modeling, in: Proceedings of the IEEE Design Automation Conference, 1977, pp. 128-137.
  • 19
    • 0025442670 scopus 로고    scopus 로고
    • S. Demba, E. Ulrich, K. Panetta, D. Giramma, Experiences with concurrent fault simulation of diagnostic programs, in: IEEE Transactions on CAD, vol. 9, 1990, pp. 621-628.
  • 20
    • 0021554098 scopus 로고    scopus 로고
    • M. Kearney, DECSIM: A multi-level simulation system for digital design, in: Proceedings of the International Conference on Computer Design, 1984, pp. 206-209.
  • 21
    • 0022813353 scopus 로고
    • Advance in concurrent multilevel simulation
    • Gai S., Somenzi F., and Ulrich E. Advance in concurrent multilevel simulation. IEEE Transactions on CAD 6 (1987) 10006-10012
    • (1987) IEEE Transactions on CAD , vol.6 , pp. 10006-10012
    • Gai, S.1    Somenzi, F.2    Ulrich, E.3
  • 22
    • 0023312619 scopus 로고
    • Algorithms for an advanced fault simulation system in MOTIS
    • Lo C.Y., Nham H., and Bose A. Algorithms for an advanced fault simulation system in MOTIS. IEEE Transactions on CAD 6 (1987) 232-240
    • (1987) IEEE Transactions on CAD , vol.6 , pp. 232-240
    • Lo, C.Y.1    Nham, H.2    Bose, A.3
  • 23
    • 85058839626 scopus 로고    scopus 로고
    • M.A. Breuer, A.C. Parker, Digital system simulation: current status and future trends, in: Proceedings of the IEEE Design Automation Conference, 1981, pp. 269-275.
  • 25
    • 33749056426 scopus 로고    scopus 로고
    • B.P. Zeigler, An introduction to set theory, Tech. Rep., aCIMS Laboratory, University of Arizona, 2003.
  • 26
    • 84871767588 scopus 로고    scopus 로고
    • A.C. Chow, B.P. Zeigler, Abstract simulator for the parallel DEVS formalism, in: S. Editions (Ed.), Proceedings of AIS94, 1994.
  • 28
    • 0027844568 scopus 로고    scopus 로고
    • B.P. Zeigler, S. Vahie, DEVS formalism and methodology - unity of conception diversity of application, in: S. Editions (Ed.), Proceedings of the 1993 Winter Simulation Conference, 1993, pp. 573-579.
  • 29
    • 33749054293 scopus 로고    scopus 로고
    • B.P. Zeigler, DEVS theory of quantized systems, Tech. Rep., aCIMS Laboratory, University of Arizona, 2004.
  • 31
    • 85176689153 scopus 로고    scopus 로고
    • F. Corno, P. Prinetto, M.S. Reorda, Testability analysis and ATPG on behavioral RT-level VHDL, in: Proceedings of the IEEE International Test Conference, 1997.
  • 32
    • 33749044846 scopus 로고    scopus 로고
    • O. Goloubeva, M.S. Reorda, M. Violante, Behavioral-level fault models comparison: an experimental approach, in: Proceedings of the IEEE Computer Aided Technologies in Applied Mathematics Conference, 2002.
  • 33
    • 33749057948 scopus 로고    scopus 로고
    • P. Bisgambiglia, D. Federici, J.-F. Santucci, Fault modeling and simulation at behavioral level, in: S. Editions (Ed.), Proceedings of LTAW01, 2001, pp. 45-50.
  • 34
    • 0242576361 scopus 로고    scopus 로고
    • L. Capocchi, F. Bernardi, D. Federici, P. Bisgambiglia, Transformation of VHDL descriptions into DEVS models for fault modeling and simulation, in: Proceedings of the IEEE Systems, Man and Cybernetics Conference, 2003, pp. 1205-1211.
  • 35
    • 33749044015 scopus 로고    scopus 로고
    • High time for high-level test generation, 1999, pp. 1112-1119, Panel at the IEEE International Test Conference.
  • 36
    • 33749064650 scopus 로고    scopus 로고
    • C. Paoli, M. Nivet, F. Bernardi, L. Capocchi, Simulation-based validation of VHDL descriptions using constraints logic programming, in: Proceedings of the 5th IEEE Workshop on RTL and High Level Testing (WRTLT'04), 2004, Osaka, Japan.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.