-
2
-
-
33749081206
-
-
M. Larsson, Behavioral and structural model based approaches to discrete diagnosis, Ph.D. Thesis, Linkping University, Sweden, 1999.
-
-
-
-
3
-
-
33749054500
-
-
N. Giambiasi, J. Santucci, A. Courbis, Test pattern generation for behavioral descriptions in VHDL, in: Proceedings of the Euro-VHDL Conference, 1991.
-
-
-
-
4
-
-
33749052550
-
-
J. Santucci, A. Courbis, N. Giambiasi, Behavioral testing of digital circuits, Journal of Microelectronic System Integration 1 (1).
-
-
-
-
5
-
-
33749078794
-
-
E. Kofman, N. Giambiasi, S. Junco, FDEVS: A general DEVS-based formalism for fault modeling and simulation, in: Proceedings of the European Simulation Symposium, 2000.
-
-
-
-
6
-
-
84949658137
-
-
F. Corno, G. Cumani, M.S. Reorda, G. Squillero, An RT-level fault model with high gate level correlation, in: Proceedings of the IEEE International High Level Design Validation Workshop, 2000.
-
-
-
-
7
-
-
0030685607
-
-
G. Buonanno, L.F.F. Ferrandi, F. Fummi, D. Sciuto, How an "evolving" fault model improves the behavioral test generation, in: Proceedings of the IEEE Seventh Great Lakes Symposium on VLSI (GLS-VLSI '97), 1997.
-
-
-
-
8
-
-
0034484424
-
-
P.A. Thaker, V.D. Agrawal, M.E. Zaghloul, Register-transfer level fault modeling and test evaluation techniques for VLSI circuits, in: Proceedings of the IEEE International Test Conference, 2000.
-
-
-
-
9
-
-
0024132238
-
-
S. Gai, P. Montessoro, F. Somenzi, The performance of the concurrent fault simulation algorithms in MOZART, in: Proceedings of the Design Automation Conference, 1988, pp. 692-697.
-
-
-
-
10
-
-
0024123369
-
-
D. Machlin, D. Gross, S. Kadkade, E. Ulrich, Switch level concurrent fault simulation based on a general purpose list traversal mechanism, in: Proceedings of the International Test Conference, 1988, pp. 574-581.
-
-
-
-
11
-
-
0026175280
-
-
P. Montessoro, S. Gai, Creator: General and efficient multilevel concurrent fault simulation, in: Proceedings of the Design Automation Conference, 1991, pp. 160-163.
-
-
-
-
12
-
-
33845339895
-
-
A. Fin, F. Fummi, A VHDL error simulator for functional test generation, in: Design, Automation and Test in Europe (DATE '00), 2000.
-
-
-
-
13
-
-
33749052549
-
-
G.S. Fulvio Corno, Matteo Sonza Reorda, RT-level fault simulation techniques based on simulation command scripts, in: Proceedings of the XV Conference on Design of Circuits and Integrated Systems, 2000, pp. 825-830.
-
-
-
-
17
-
-
84938738286
-
A deductive method for simulating faults in logic circuits
-
Armstrong D. A deductive method for simulating faults in logic circuits. IEEE Transactions on Computers 21 (1972) 464-471
-
(1972)
IEEE Transactions on Computers
, vol.21
, pp. 464-471
-
-
Armstrong, D.1
-
18
-
-
0017428755
-
-
M. Abramovici, M. Breuer, K. Kumar, Concurrent fault simulation and functional level modeling, in: Proceedings of the IEEE Design Automation Conference, 1977, pp. 128-137.
-
-
-
-
19
-
-
0025442670
-
-
S. Demba, E. Ulrich, K. Panetta, D. Giramma, Experiences with concurrent fault simulation of diagnostic programs, in: IEEE Transactions on CAD, vol. 9, 1990, pp. 621-628.
-
-
-
-
20
-
-
0021554098
-
-
M. Kearney, DECSIM: A multi-level simulation system for digital design, in: Proceedings of the International Conference on Computer Design, 1984, pp. 206-209.
-
-
-
-
22
-
-
0023312619
-
Algorithms for an advanced fault simulation system in MOTIS
-
Lo C.Y., Nham H., and Bose A. Algorithms for an advanced fault simulation system in MOTIS. IEEE Transactions on CAD 6 (1987) 232-240
-
(1987)
IEEE Transactions on CAD
, vol.6
, pp. 232-240
-
-
Lo, C.Y.1
Nham, H.2
Bose, A.3
-
23
-
-
85058839626
-
-
M.A. Breuer, A.C. Parker, Digital system simulation: current status and future trends, in: Proceedings of the IEEE Design Automation Conference, 1981, pp. 269-275.
-
-
-
-
25
-
-
33749056426
-
-
B.P. Zeigler, An introduction to set theory, Tech. Rep., aCIMS Laboratory, University of Arizona, 2003.
-
-
-
-
26
-
-
84871767588
-
-
A.C. Chow, B.P. Zeigler, Abstract simulator for the parallel DEVS formalism, in: S. Editions (Ed.), Proceedings of AIS94, 1994.
-
-
-
-
28
-
-
0027844568
-
-
B.P. Zeigler, S. Vahie, DEVS formalism and methodology - unity of conception diversity of application, in: S. Editions (Ed.), Proceedings of the 1993 Winter Simulation Conference, 1993, pp. 573-579.
-
-
-
-
29
-
-
33749054293
-
-
B.P. Zeigler, DEVS theory of quantized systems, Tech. Rep., aCIMS Laboratory, University of Arizona, 2004.
-
-
-
-
30
-
-
0003880013
-
-
Addison-Wesley
-
Gamma E., Helm R., Johnson R., and Vlissides J. Design Patterns, Elements of Reusable Object-Oriented Software (2002), Addison-Wesley
-
(2002)
Design Patterns, Elements of Reusable Object-Oriented Software
-
-
Gamma, E.1
Helm, R.2
Johnson, R.3
Vlissides, J.4
-
31
-
-
85176689153
-
-
F. Corno, P. Prinetto, M.S. Reorda, Testability analysis and ATPG on behavioral RT-level VHDL, in: Proceedings of the IEEE International Test Conference, 1997.
-
-
-
-
32
-
-
33749044846
-
-
O. Goloubeva, M.S. Reorda, M. Violante, Behavioral-level fault models comparison: an experimental approach, in: Proceedings of the IEEE Computer Aided Technologies in Applied Mathematics Conference, 2002.
-
-
-
-
33
-
-
33749057948
-
-
P. Bisgambiglia, D. Federici, J.-F. Santucci, Fault modeling and simulation at behavioral level, in: S. Editions (Ed.), Proceedings of LTAW01, 2001, pp. 45-50.
-
-
-
-
34
-
-
0242576361
-
-
L. Capocchi, F. Bernardi, D. Federici, P. Bisgambiglia, Transformation of VHDL descriptions into DEVS models for fault modeling and simulation, in: Proceedings of the IEEE Systems, Man and Cybernetics Conference, 2003, pp. 1205-1211.
-
-
-
-
35
-
-
33749044015
-
-
High time for high-level test generation, 1999, pp. 1112-1119, Panel at the IEEE International Test Conference.
-
-
-
-
36
-
-
33749064650
-
-
C. Paoli, M. Nivet, F. Bernardi, L. Capocchi, Simulation-based validation of VHDL descriptions using constraints logic programming, in: Proceedings of the 5th IEEE Workshop on RTL and High Level Testing (WRTLT'04), 2004, Osaka, Japan.
-
-
-
|