Bounding worst-case access times in modern multiprocessor systems

Proceedings - Euromicro Conference on Real-Time Systems

Volumn 2005, Issue , 2005, Pages 189-198

  Stohr, Jürgen ^a   Von Bülow, Alexander ^a   Färber, Georg ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER PERIPHERAL EQUIPMENT; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; PARAMETER ESTIMATION; REAL TIME SYSTEMS;

ACCESS TIMES; CONFIGURATION; SYMMETRIC MULTIPROCESSING (SMP); WORST CASE ACCESS TIMES;

MULTIPROCESSING SYSTEMS;

EID: 33749053610     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2005.10     Document Type: Conference Paper

References (17)

1. A. Arnaud and I. Puaut. Towards a Predictable and High Performance Use of Instruction Caches in Hard Real-Time Systems. In Proceedings of the work-in-progress session of the 15th Euromicro Conference on Real-Time Systems, pages 61-64, Porto, Portugal, July 2003.
2. I. Bate and R. Reutemann. Worst-Case Execution Time Analysis for Dynamic Branch Predictors. In Proceedings of the 16th Euromicro Conference on Real-Time Systems, Catania, Italy, June 2004.
3. R. Baumgartl and H. Härtig. Efficient Communication Mechanisms for DSP-based Multimedia Accelerators. In Proceedings of the International Conference on Signal Processing Applications and Technology (ICSPAT'97), San Diego, Sept. 1997.
4. A. Burns and S. Edgar. The use of extreme statistics to predict computation time for advanced processor architectures with branch prediction. Technical report, University of York, United Kingdom, Department of Computer Science, Real-Time Research Group, 2000.
5. A. Campoy, A. Perles, F. Rodríguez, and J. V. Busquets-Mataix. Static Use of Locking Caches vs. Dynamic Use of Locking Caches for Real-Time Systems. In Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering (CCECE 2003), Montreal, Canada, May 2003.
6. A. Colin and I. Puaut. Worst case execution time analysis for a processor with branch prediction. Journal of Realtime Systems, 18:249-274, 2000.
7. R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm. The Influence of Processor Architecture on the Design and the Results of WCET Tools. In Proceedings of the IEEE, volume 91, July 2003.
8. T.-Y. Huang, J. W.-S. Liu, and D. Hull. A method for bounding the effect of DMA I/O interference on program execution time. In Proceedings Real-Time Systems Symposium, 1996.
9. L. Moll and M. Shand. Systems Performance Measurement on PCI Pamette. In K. L. Pocek and J. Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 125-133, Los Alamitos, CA, 1997. IEEE Computer Society Press.
10. S.M. Petters. Bounding the Execution Time of Real-Time Tasks on Modern Processors. In Proc. of the 7th Int. Conf. on Real-Time Computing Systems and Applications, Cheju Island, South Korea, Dec. 12-14 2000.
11. S. M. Petters. Worst Case Execution Time Estimation for Advanced Processor Architectures. PhD thesis, Institute for Real-Time Computer Systems, Technische Universität München, Sept. 2002.
12. I. Puaut. Cache analysis vs static cache locking for schedulability analysis in multitasking real-time systems. In Proceedings of the 2nd International Workshop on worst-case execution time analysis in conjunction with the 14th Euromicro Conference on Real-Time Systems, Vienna, Austria, June 2002.
13. S. Schönberg. Impact of PCI-Bus Load on Applications in a PC Architecture. In Proceedings of 24th IEEE International Real-Time Systems Symposium, Cancun, Mexico, Dec. 2003.
14. T. Shanley and D. Anderson. PCI System Architecture. Addison-Wesley Publishing Company, 3 edition, 1995.
15. J. Stohr, A. von Bülow, and G. Färber. Controlling the Influence of PCI DMA Transfers on Worst Case Execution Times of Real-Time Software. In Proceedings of the 4th International Workshop on Worst Case Execution Time Analysis in conjunction with the 16th Euromicro Conference on Real-Time Systems, Catania, Italy, June 2004.
16. J. Stohr, A. von Bülow, and G. Färber. Using State of the Art Multiprocessor Systems as Real-Time Systems - The RECOMS Software Architecture. In Proceedings of the 16th Euromicro Conference on Real-Time Systems - Work in Progress Session, Catania, Italy, June 2004.
17. A. von Bülow, J. Stohr, and G. Färber. Towards an Efficient Use of Caches in State of the Art Processors for Real-Time Systems. In Proceedings of the 16th Euromicro Conference on Real-Time Systems - Work in Progress Session, Catania, Italy, June 2004.