Bounding the execution time of real-time tasks on modern processors

Proceedings - 7th International Conference on Real-Time Computing Systems and Applications, RTCSA 2000

Volumn , Issue , 2000, Pages 498-502

  Petters, S M ^a   Färber, Georg ^b  

^a Institute for Real Time Computer Systems   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Acceleration; Automatic control; Bridges; Control system analysis; Control systems; Flow graphs; Frequency; Information analysis; Real time systems; Weight measurement

Indexed keywords

ACCELERATION; AUTOMATION; BRIDGES; CONTROL; CONTROL SYSTEM ANALYSIS; CONTROL SYSTEMS; DATA FLOW ANALYSIS; EMBEDDED SYSTEMS; FLOW GRAPHS; GRAPHIC METHODS; INFORMATION ANALYSIS; INTERACTIVE COMPUTER SYSTEMS; WEIGHING;

ACCELERATION TECHNIQUE; APPLICATION FIELDS; CONTROL FLOW GRAPHS; EMBEDDED HARD REAL-TIME SYSTEM; FREQUENCY; MAIN MEMORY; MODERN PROCESSORS; REAL-TIME TASKS;

REAL TIME SYSTEMS;

EID: 84953228220     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2000.896433     Document Type: Conference Paper

References (9)

1. R. Chapman, A. Burns, and A. Wellings. Integrated program proof and worst-case timing of SPARC Ada. In Proceedings of the ACM SIGPLAN Language, Compiler, and Tool Support for Real-Time Systems (LCTS) workshop, Orlando, Florida, June 1994.
2. J. Engblohm, P. Altenbernd, and A. Ermedahl. Facilitating worst-case execution time analysis for optimized code. In Proceedings of the 10th Euromicro Workshop on Real-Time Systems, Berlin, Germany, June 1997.
3. Christian Ferdinand and Reinhard Wilhelm. On predicting data cache behavior for real-time systems. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES'98), Montreal Canada, June 19-20 1998.
4. C.-G. Lee, J. Hahn, Y.-M. Seo, S.L. Min, R. Ha, S. Hong, C.Y. Park, M. Lee, and C.S. Kim. Bounding cache-related preemption delay for real-time systems. In 18th IEEE Real-Time Systems Symposium, San Francisco USA, December 3-5 1997.
5. Thomas Lundqvist and Per Stenström. Timing anomalies in dynamically scheduled microprocessors. In Proceedings of the IEEE Real-Time Systems Symposium, Phoenix, AZ, December 1999.
6. Stefan Petters, Annette Muth, Thomas Kolloch, Thomas Hopfner, Franz Fischer, and Georg Färber. The REAR framework for emulation and analysis of embedded hard real-time systems. Design Automation for Embedded Systems, 5(3):237-250, August 2000.
7. Stefan M. Petters and Georg Färber. Making worst case execution time analysis for hard real-time tasks on state of the art processors feasible. In Proceedings of the 6th International Conference on Real-Time Computing Systems and Applications, Hongkong, December 13-15 1999.
8. R. White, F. Mueller, C. Healy, D. Whalley, and M. G. Harmon. Timing analysis of data caches and set-associative caches. In 3rd IEEE Real-Time Technology and Applications Symposium, Montreal Canada, June 9-11 1997.
9. F. Wolf and R. Ernst. Execution cost interval refinement in static software analysis. Journal of Systems Architecture, The EUROMICRO Journal, Special Issue on Modern Methods and Tools in Digital System Design, 2000.