Cache contents selection for statically-locked instruction caches: An algorithm comparison

Proceedings - Euromicro Conference on Real-Time Systems

Volumn 2005, Issue , 2005, Pages 49-56

  Campoy, Antonio Marti ^a   Puaut, Isabelle ^b   Ivars, Angel Perles ^a   Mataix, Jose Vicente Busquets ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

^b CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; DATA STORAGE EQUIPMENT; GENETIC ALGORITHMS; PROGRAM PROCESSORS; REAL TIME SYSTEMS;

CACHE CONTENTS SELECTION; MEMORY ACCESS; MEMORY REFERENCES; WORST-CASE EXECUTION TIMES (WCETS);

BUFFER STORAGE;

EID: 33749047044     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECRTS.2005.34     Document Type: Conference Paper

References (19)

1. L. Banakar, S. Steinte, B. Lee, M. Balakrishnan, and P. Marwedel, Scratchpad memory : a design alternative for cache on-chip memory in embedded systems. In Proc. of Tenth International Workshop on Hardware/Software Codesign (CODES 2002), Estes Park, Colorado, May 2002.
2. J. V. Busquets-Mataix, J. J. Serrano, R. Ors, P. Gil, and A. Wellings. Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In Proceedings of the 1996 Real-Time technology and Applications Symposium, pages 204-212. IEEE Computer Society Press, June 1996.
3. A. M. Campoy, A. P. Ivars, and J. V. Busquets-Mataix. Using genetic algorithms in content selection for locking-caches. In Proc. of the IASTED International Symposium on Applied Informatics, pages 271-276, Innsbruck, Austria, Feb. 2001.
4. M. Joseph and P. Pandya. Finding response times in a real-time system. The Computer Journal, 29(5):390-395, 1986.
5. D. B. Kirk. Smart (strategic memory allocation for real-time) cache design. In Proceedings of the 10th IEEE Real-Time Systems Symposium (RTSS89), pages 229-237, Santa Monica, California, USA, Dec. 1989.
6. Y.-H. Lee, D. Kim, M. Younis, J. Zhou, and J. McElroy. Resource scheduling in dependable integrated modular avionics. In Proc. of the 2000 International Conference on Dependable Systems and Networks (FTCS-30 and DCCA-8), pages 14-23, New York, USA, June 2000.
7. J. Leung and J. Whitehead. On the complexity of fixed priority scheduling of periodic real-time tasks. Performance Evaluation, 2(4):237-250, 1982.
8. C. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of the ACM, 20(1):46-61, Jan. 1973.
9. T. Lundqvist and P. Stenström. Timing anomalies in dynamically scheduled microprocessors. In IEEE Real-Time Systems Symposium, pages 12-21, 1999.
10. M. Mitchell. An Introduction to Genetic Algorithms. MIT Press, 1996.
11. F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2):217-247, May 2000.
12. E. Petrank and D. Rawitz. The harness of cache conscious data placement. In Proc. of 29th ACM SICPLAN-SIGACT Simposium on Principles of Programming Languages, pages 101-102, Portland, Oregon, 2002.
13. I. Puaut, A. Arnaud, and D. Decotigny. Performance analysis of static cache locking in hard real-time multitasking systems. Technical Report 1568, IRISA, Oct. 2003.
14. I. Puaut and D. Decotigny. Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS02), pages 114-123, Austin, Texas, Dec. 2002.
15. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. Real-Time Systems, 1(2): 159-176, Sept. 1989.
16. A. C. Shaw. Reasoning about time in higher-level langage software. IEEE Transactions on Software Engineering, 15(7):875-889, July 1989.
17. E. Tamura, J. V. Busquets-Mataix, J.J. Serrano, and A. Marti Campoy. A comparison of three genetic algorithms for locking-cache contents selection in Real-Time systems. In Proceedings of the 7th International Conference on Adaptive and Natural Computing Algorithms (ICANNGA05), pages 462-465, Coimbra, Portugal, March 200
18. K. Tindell, A. Burns, and A. Wellings. An extendible approach for analysing fixed priority hard real-time tasks. Real-Time Systems, 6(1): 133-151, Mar, 1994.
19. X. Vera, B. Lisper, and J. Xue. Data caches in multitasking hard real-time systems. In Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS03), Cancun, Mexico, 2003.