Energy model of networks-on-chip and a bus

2005 International Symposium on System-on-Chip, Proceedings

Volumn 2005, Issue , 2005, Pages 82-85

  Wolkotte, Pascal T ^a   Smit, Gerard J M ^a   Kavaldjiev, Nikolay ^a   Becker, Jens E ^b   Becker, Jrgen ^b  

^a UNIVERSITY OF TWENTE   (Netherlands)

^b UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; ENERGY EFFICIENCY; ENERGY UTILIZATION; MATHEMATICAL MODELS; PACKET SWITCHING;

BUS ARCHITECTURE; CIRCUIT SWITCHING; NETWORK-ON-CHIP (NOC); RUN-TIME MAPPING;

EMBEDDED SYSTEMS;

EID: 33749033522     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/issoc.2005.1595650     Document Type: Conference Paper

References (12)

1. http://www.smart-chips.com.
2. G. Kahn, "The semantics of a simple language for parallel programming," in Information processing, J. L. Rosenfeld, Ed. Stockholm, Sweden: North Holland, Amsterdam, Aug 1974, pp. 471-475.
3. "Osyres, operating framework for re-configurable embedded systems," http://www.ti-wmc.nl.
4. L. T. Smit, G. J. M. Smit, J. L. Hurink, H. Broersma, D. Paulusma, and P. T. Wolkotte, "Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture," in Proceedings of the International Conference on Field-Programmable Technology, December 2004.
5. L. Benini and G. de Micheli, "Networks on chips: A new soc paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, January 2002.
6. H. Wang, X. Zhu, L.-S. Peh, and S. Malik, "Orion: A power-performance simulator for interconnection networks," in Proceedings of MICRO 35, Istanbul, Turkey, November 2002.
7. N. Kavaldjiev, G. J. M. Smit, and P. G. Jansen, "A virtual channel router for on-chip networks," in Proceedings of IEEE International SOC Conference. IEEE Computer Society Press, September 2004, pp. 289-293.
8. P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit, "An energy-efficient reconfigurable circuit-switched network-on-chip," in Proceedings of the 12th Reconfigurable Architectures Workshop (RAW 2005), Denver, Colorado, USA, April 4-5 2005.
9. P. T. Wolkotte, G. J. Smit, and J. E. Becker, "Energy-efficient noc for best-effort communication," in Proceedings of the 15th International Conference on Field Programmable Logic and Applications 2005 (FPL 2005), Tampere, Finland, August 24-28 2005.
10. http://www.synopsys.com.
11. K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," IEEE Transactions on Electron Devices, vol. 49, no. 11, pp. 2001-2007, November 2002.
12. J. Dielissen, A. Rǎdulescu, and K. Goossens, "Power measurements and analysis of a network on chip," Philips Research, Technical Note 2005/00282, Apr. 2005.