A soft error monitor using switching current detection

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 185-190

  Ndai, Patrick ^a   Agarwal, Amit ^a   Chen, Qikai ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE EQUIPMENT; ERRORS; SIGNAL PROCESSING; STATIC RANDOM ACCESS STORAGE; SWITCHING SYSTEMS;

ERROR SIGNAL; SCHMITT TRIGGER; SWITCHING CURRENT PULSES; VOLTAGE PULSES;

COMPUTER MONITORS;

EID: 33748537704     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.15     Document Type: Conference Paper

References (11)

1. Karnik, T., Hazucha, P., "Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes," IEEE Transactions on Dependable and Secure Computing, VOL. 1, NO. 2, April-June 2004.
2. Shivakumar, P., Kistler, M., Keckler, S.W., Burger, D., Alvisi, L., "Modeling the effect of technology trends on the soft error rate of combinational logic," International Conference on Dependable Systems and Networks, 2002.
3. International Technology Roadmap for Semiconductors 2004 Update, http://public.itrs.net/.
4. Hazucha, P., Karnik, T., Walstra, S., Bloechel, B., Tschanz, J., Maiz, J., Soumyanath, K., Dermer, G., Narendra, S., De, V., Borkar, S., "Measurements and Analysis of SER-Tolerant Latch in a 90-nm Dual-VT CMOS Process," IEEE Journal on Solid State, VOL. 39, NO. 9, September 2004.
5. Baumann, R., "The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction," Electron Devices Meeting, 2002.
6. Maiz, J., Hareland, S., Zhang, K., Armstrong, P., "Characterization of multi-bit soft error events in advanced SRAMs," IEEE International Electron Devices Meeting, 2003.
7. th Annual International Reliability Physics Symposium, 2001.
8. Tosaka, Y., Satoh, S., Itakura, T., Ehara, H., Ueda, T., Woffinden, G.A., Wender, S.A., "Measurement and Analysis of Neutron-Induced Soft Errors in Sub-Half-Micron CMOS Circuits," IEEE Transactions on Electron Devices VOL 45, 1998.
9. nd Edition Pearson Education 2003.
10. 70nm BPTM models http://www-device.eecs.berkeley.edu/~ptm/mosfet.html.
11. Rao, R., Srivastava, A., Blaauw, D., Sylvester, D., Statistical analysis of subthreshold leakage current for VLSI circuits, IEEE Transactions on VLSI, VOL. 12, Issue 2, 2004.