A stimulus-free graphical probabilistic switching model for sequential circuits using dynamic Bayesian networks

ACM Transactions on Design Automation of Electronic Systems

Volumn 11, Issue 3, 2006, Pages 773-796

  Bhanja, Sanjukta ^a,b   Lingasubramanian, Karthikeyan ^a,b   Ranganathan, N ^a,c  

^a UNIVERSITY OF SOUTH FLORIDA   (United States)

^b Department of Electrical Engineering ^*  (United States)

^c University of South Florida   (United States)

Author keywords

Dynamic Bayesian networks; Sequential circuits; TDM

Indexed keywords

EID: 33748439811     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1142980.1142990     Document Type: Article

References (31)

1. BHANJA, S. AND RANGANATHAN, N. 2001. Dependency preserving probabilistic modeling of switching activity using Bayesian networks. In Proceedings of the IEEE/ACM Design Automation Conference, 209-214.
2. BHANJA, S. AND RANGANATHAN, N. 2003. Switching activity estimation of VLSI circuits using Bayesian networks. IEEE Trans. VLSI Syst. 11, 4 (Aug.), 558-567.
3. BHANJA, S. AND RANGANATHAN, N. 2004. Cascaded Bayesian inferencing for switching activity estimation with correlated inputs. IEEE Trans. VLSI Syst. 12, 12 (Dec.), 1387-1397.
4. BRYANT, R. E. 1992. Symbolic Boolean manipulation with ordered binary-decision diagrams. ACM Comput. Surv. 24, 3 (Sept.), 293-318.
5. CHEN, Z. AND ROY, K. 1997. An efficient statistical method to estimate average power in sequential circuits considering input sensitivities. In Proceedings of the ASIC Conference and Exhibit, 189-193.
6. COWELL, R. G., DAVID, A. P., LAURITZEN, S. L., AND SPIEGELHALTER, D. J. 1999. Probabilistic Networks and Expert Systems. Springer Verlag, New York.
7. DING, C. S., TSUI, C. Y., AND PEDRAM, M. 1998. Gate-Level power estimation using tagged probabilistic simulation. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 17, 11 (Nov.), 1099-1107.
8. ERCOLANI, S., FAVALLI, M., DAMIANI, M., OLIVO, P., AND RICCO, B. 1992. Testability measures in pseudorandom testing. IEEE Trans. CAD 11, 794-800.
9. GENIE 2006. Graphical network interface, url: http://www.sis.pitt.edu/ genie/genie2.
10. HACHTEL, G. D., MACII, E., PARDO, A., AND SOMENZI, F. 1994. Probabilistic analysis of large finite state machines. In Proceedings of the Design Automation Conference, 270-275.
11. HENRION, M. 1988. Propagation of uncertainty in Bayes' networks by probabilistic logic sampling. In Uncertainty in Artificial Intelligence. Elsevier Science, New York, 149-163.
12. HUGIN. 2006. Hugin. url: http://www.hugin.com/.
13. KJAERULFF, U. 1995. Dhugin: A computational system for dynamic time-sliced Bayesian networks. Int. J. Forecasting 11, 89-111.
14. KOZHAYA, J. N. AND NAJM, F. N. 2001. Power estimation for large sequential circuits. IEEE Trans. VLSI Syst. 9, 2, 400-406.
15. MANICH, S. AND FIGUERAS, J. 1997. Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model. In Proceedings of the European Design and Test Conference, 597-602.
16. MARCULESCU, D., MARCULESCU, R., AND PEDRAM, M. 2000. Theoretical bounds for switching activity analysis in finite-state machines. IEEE Trans. VLSI Syst. 8, 3, 335-339.
17. MARCULESCU, R., MARCULESCU, D., AND PEDRAM, M. 1998. Probabilistic modeling of dependencies during switching activity analysis. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 17, 2 (Feb.), 73-83.
18. MARCULESCU, R., MARCULESCU, D., AND PEDRAM, M. 1999. Sequence compaction for power estimation: Theory and practice. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 18, 7, 973-993.
19. MURPHY, K. P., WEISS, Y., AND JORDAN, M. I. 1999. Loopy belief propagation for approximate inference: An empirical study. In Proceedings of the Conference on Uncertainty in AI, 467-475.
20. NAJM, F., GOEL, S., AND HAJJ, I. 1995. Power estimation in sequential circuits. In Proceedings of the 32nd ACM/IEEE Design Automation Conference, 635-680.
21. NAJM, F. N. 1993. Transition density: A new measure of activity in digital circuits. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 12, 2 (Feb.), 310-323.
22. NGUYEN, D., DAVARE, A., ORSHANSKY, M., CHINNERY, D., THOMPSON, B., AND KEUTZER, K. 2003. Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization. In Proceedings of the International Symposium on Low Power Electronics and Design, 158-163.
23. PEARL, J. 1988. Probabilistic Reasoning in Intelligent Systems: Network of Plausible Inference. Morgan Kaufmann, San Fransisco, Calif.
24. RAMANI, S. AND BHANJA, S. 2004. Anytime probabilistic switching model using Bayesian networks. In Proceedings of the International Symposium on Low Power Electronic Design, 86-89.
25. REJIMON, T. AND BHANJA, S. 2006. A timing-aware probabilistic model for single-event-upset analysis. IEEE Trans. VLSI Syst.
26. SAXENA, V., NAJM, F. N., AND HAJJ, I. N. 2002. Estimation of state line statistics in sequential circuits. ACM Trans. Des. Autom. Electron. Syst. 7, 3, 455-473.
27. SRIVASTAVA, A., SYLVESTER, D., AND BLAAUW, D. 2004. Power minimization using simultaneous gate sizing, dual-vdd and dual-vth assignment. In Proceedings of the Design Automation Conference, 783-787.
28. STAMOULIS, G. I. 1996. A Monte-Carlo approach for the accurate and efficient estimation of average transition probabilities in sequential logic circuits. In Proceedings of the IEEE Custom Integrated Circuits Conference, 221-224.
29. Tsui, C. Y., MONTEIRO, J., PEDRAM, M., DEVADAS, S., DESPAIN, A. M., AND LIN, B. 1995. Power estimation methods for sequential logic circuits. IEEE Trans. VLSI Syst. 3, 3, 404-416.
30. YUAN, C. AND DRUZDZEL, M. J. 2003. An importance sampling algorithm based on evidence prepropagation. In Proceedings of the 19th Annual Conference on Uncertainty on Artificial Intelligence, 624-631.
31. YUAN, L. P., TENG, C. C., AND KANG, S. M. 1997. Statistical estimation of average power dissipation in sequential circuits. In Proceedings of the 34th Design Automation Conference.