Switching Activity Estimation of VLSI Circuits Using Bayesian Networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 4, 2003, Pages 558-567

  Bhanja, Sanjukta ^a   Ranganathan, N ^a  

^a University of South Florida   (United States)

Author keywords

Bayesian networks; Dynamic power; Power estimation; Probabilistic modeling; Switching activity

Indexed keywords

COMBINATORIAL CIRCUITS; GRAPH THEORY; MATHEMATICAL MODELS; SWITCHING;

SWITCHING ACTIVITY;

VLSI CIRCUITS;

EID: 0141638630     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.816144     Document Type: Article

References (19)

1. S. Bhanja and N. Ranganathan, "Dependency preserving probabilistic modeling of switching activity using Bayesian networks," presented at the 38th Design Automation Conf., 2001.
2. R. G. Cowell, A. P. David, S. L. Lauritzen, and D. J. Spiegelhalter, Probabilistic Networks and Expert Systems. New York: Springer-Verlag, 1999.
3. J. Pearl, Probabilistic Reasoning in Intelligent Systems: Network of Plausible Inference. New York: Morgan Kaufmann, 1988.
4. A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of average switching activity in combinational and sequential circuits," in Proc. 29th Design Automation Conf., June 1992, pp. 253-259.
5. R. Marculescu, D. Marculescu, and M. Pedram, "Probabilistic modeling of dependencies during switching activity analysis," IEEE Trans. Computer-Aided Design., vol. 17, pp. 73-83, Feb. 1998.
6. R. E. Bryant, "Symbolic Boolean manipulation with ordered binary-decision diagrams," ACM Comput. Surv., vol. 24, no. 3. pp. 293-318, Sept. 1992.
7. F. N. Najm, "Transition density: A new measure of activity in digital circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 310-323, Feb. 1993.
8. S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Ricco, "Testability measures in pseudorandom testing," IEEE Trans. Computer-Aided Design., vol. 11, pp. 794-800, June 1992.
9. C.-S. Ding, C.-Y. Tsui, and M. Pedram, "Gate-level power estimation using tagged probabilistic simulation," IEEE Trans. Computer-Aided Design, vol 17, pp. 1099-1107, Nov. 1998.
10. K. Parker and E. J. McCluskey, "Probabilistic treatment of general combinational networks," IEEE Trans. Comput., vol. C-24, pp. 668-670, June 1975.
11. B. Kapoor, "Improving the accuracy of circuit activity measurement," in Proc. ACM/IEEE Design Automation Conf., June 1994, pp. 734-739.
12. C.-Y. Tsui, M. Pedram, and A. M. Despain, "Efficient estimation of dynamic power dissipation with an application," in Proc. ACM/IEEE Design Automation Conf., Nov. 1993, pp. 224-228.
13. F. N. Najm, R. Burch, P. Yang, and I. N. Hajj, "Probabilistic simulation for reliability analysis of CMOS circuits," IEEE Trans. Computer-Aided Design., vol. 9-4, pp. 439-450, Apr. 1990.
14. P. Schneider and U. Schlichtmann, "Decomposition of boolean functions for low power based on a new power estimation technique," in Proc. Int. Low Power Design Workshop, Apr. 1994, pp. 123-128.
15. P. H. Schneider, U. Schlichtmann, and B. Wurth, "Fast power estimation of large circuits," IEEE Des. Test. Comput., vol. 13-1, pp. 70-78, Spring 1996.
16. F. N. Najm and M. G. Xakellis, "Statistical estimation of the switching activity in VLSI circuits," VLSI Syst. Des., vol. 7, pp. 243-254, 1998.
17. A. Murugavel, N. Ranganathan, R. Chandramouli, and S. Chavali, "Least square estimation of average power in digital CMOS circuits," IEEE Trans. VLSI Syst., vol. 10, pp. 55-58, Feb. 2002.
18. R. Marculescu, D. Marculescu, and M. Pedram, "Switching activity analysis considering spatio-temporal correlations," in Proc. Int. Computer-Aided Design Conf., Nov. 1994, pp. 294-299.
19. J. M. Rabaey and M. Pedram, Low Power Design Methodologies. Norwell, MA: Kluwer, 1996.