Optimizing polynomial expressions by algebraic factorization and common subexpression elimination

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 10, 2006, Pages 2012-2021

  Hosangadi, Anup ^a,b   Fallah, Farzan ^a,c   Kastner, Ryan ^a,b  

^a IEEE   (United States)

^b University of California   (United States)

^c FUJITSU LABORATORIES OF AMERICA   (United States)

Author keywords

Circuit complexity; Common subexpression elimination (CSE); High level synthesis; Polynomials

Indexed keywords

ALGEBRAIC FACTORIZATION; CIRCUIT COMPLEXITY; COMMON SUBEXPRESSION ELIMINATION (CSE); HIGH-LEVEL SYNTHESIS;

ALGORITHMS; COMPUTER HARDWARE; ENERGY UTILIZATION; INTEGRATED CIRCUITS; OPTIMIZATION; POLYNOMIALS; PROGRAM COMPILERS; SIGNAL PROCESSING;

COMPUTER GRAPHICS;

EID: 33748299422     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.875712     Document Type: Article

References (30)

1. S. S. Muchnick, Advanced Compiler Design and Implementation. San Mateo, CA: Morgan Kaufmann, 1997.
2. R. Allen and K. Kennedy, Optimizing Compilers far Modern Architectures. San Mateo, CA: Morgan Kaufmann, 2002.
3. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye, "Influence of compiler optimizations on system power," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 6, pp. 801-804, Dec. 2001.
4. G. D. Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
5. H. De Man, J. Rabaey, J. Vanhoof, G. Goossens, P. Six, and L. Claesen, "CATHEDRAL-II - A computer-aided synthesis system for digital signal processing VLSI systems," Comput.-Aided Eng. J., vol. 5, no. 2, pp. 55-66, Apr. 1988.
6. A. Peymandoust and D. Micheli, "Using symbolic algebra in algorithmic level DSP synthesis," in Proc. Design Automation Conf., 2001, pp. 277-282.
7. D. E. Knuth, 'The art of computer programming," in Seminumerical Algorithms, 2nd ed, vol. 2. Reading, MA: Addison-Wesley, 1981.
8. C. Fike, Computer Evaluation of Mathematical Functions. Englewood Cliffs, NJ: Prentice-Hall, 1968.
9. J. Villalba, G. Bandera, M. A. Gonzalez, J. Hormigo, and E. L. Zapata, "Polynomial evaluation on multimedia processors," in Proc. IEEE Int. Conf. Application-Specific Systems, Architectures Processors, 2002, pp. 265-274.
10. R. H. Bartels, J. C. Beatty, and B. A. Barsky, An Introduction to Splines for Use in Computer Graphics and Geometric Modeling. San Mateo, CA: Morgan Kaufmann, 1987.
11. A. Peymandoust, T. Simunic, and G. D. Micheli, "Low power embedded software optimization using symbolic algebra," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 8, pp. 964-975, Aug. 2003.
12. V. J. Mathews, "Adaptive polynomial filters," IEEE Signal Process. Mag., vol. 8, no. 3, pp. 10-26, Jul. 1991.
13. A. S. Vincentelli, A. Wang, R. K. Brayton, and R. Rudell, "MIS: Multiple level logic optimization system," IEEE Trans. Cotnput.-Aided Des. Integr. Circuits Syst., vol. 6, no. 6, pp. 1062-1081, Nov. 1987.
14. R. K. Brayton and C. T. McMullen, "The decomposition and factorization of boolean expressions," in Proc. Int. Symp. Circuits Systems, May 1982, pp. 49-54.
15. R. K. Brayton, R. Rudell, A. S. Vincentelli, and A. Wang, "Multi-level logic optimization and the rectangular covering problem," in Proc. Int. Conf. Comput.-Aided Des., Nov. 1987, pp. 66-69.
16. J. Rajski and J. Vasudevamurthy, 'The testability-preserving concurrent decomposition and factorization of boolean expressions," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 11, no. 6, pp. 778-793, Jun. 1992.
17. A. V. Aho and S. C. Johnson, "Optimal code generation for expression frees," J. ACM, vol. 23, no. 3, pp. 488-501, Jul. 1976.
18. A. V. Aho, S. C. Johnson, and J. D. Ullman, "Code generation for expressions with common subexpressions," ACM, vol. 24, no. 1, pp. 146-160, Jan. 1977.
19. R. Sethi and J. D. Ullman, "The generation of optimal code for arithmetic expressions," Commun. ACM, vol. 17, no. 4, pp. 715-728, Oct. 1970.
20. M. A. Breuer, "Generation of optimal code for expressions via factorization," Commun. ACM, vol. 12, no. 6, pp. 333-340, Jun. 1969.
21. GNU C Library, [Online]. Available: http://www.gnu.org/software/libc
22. G. Nurnberger, J. W. Schmidt, and G. Walz, Multivariate Approximation and Splines. New York: Springer-Verlag, 1997.
23. J.-M. Chang and M. Pedram, "Energy minimization using multiple supply voltages," IEEE Trans. Very Large Scale Integr. Syst., vol. 5, no. 4, pp. 436-443, Dec. 1997.
24. E. Macii, M. Pedram, and F. Somenzi, "High-level power modeling, estimation, and optimization," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 17, no. 11, pp. 1061-1079, Nov. 1998.
25. A. P. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Brodersen, "Optimizing power using transformations," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 14, no. 1, pp. 12-31, Jan. 1995.
26. M. A. Miranda, F. V. M. Catthoor, M. Janssen, and H. J. De Man, "High-level address optimization and synthesis techniques for data-transferintensive applications," IEEE Trans. Very Large Scale Integr. Syst., vol. 6, no. 4, pp. 677-686, Dec. 1998.
27. ARM7TDMI Tech Reference Manual. (2003). [Online]. Available: http://www.arm.com/documentation/ARMProcessor_Cores/index.html
28. V. Krishna, N. Ranganathan, and N. Vijayakrishnan, "An energy efficient scheduling scheme for signal processing applications," in Proc. Asilomar Conf. Signals, Syst., Comput., 1998, vol. 2, pp. 1057-1061.
29. P. M. Embree, C Algorithms for Real-Time DSP. Englewood Cliffs, NJ: Prentice-Hall, 1995.
30. A. Sinha and A. P. Chandrakasan, "Jouletrack-A web based tool for software energy profiling," in Proc. Design Automation Conf., 2001, pp. 220-225.