High-level address optimization and synthesis techniques for data-transfer-intensive applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 677-686

  Miranda, Miguel A ^b   Catthoor, Francky V M ^a,c   Janssen, Martin ^d   De Man, Hugo J ^a,c  

^a IEEE

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

^d Synopsys GmbH   (Germany)

Author keywords

Arithmetic; Clustering; High performance; Memory; Partitioning; Tradeoffs

Indexed keywords

DATA PROCESSING; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC;

ADDRESSING; CLUSTERING;

DATA TRANSFER;

EID: 0032295394     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736141     Document Type: Article

References (27)

1. TI TMS320C5x User's Guide, Texas Instruments, 1993.
2. K. Kitagaki, T. Oto, T. Demura, Y. Araki, and T. Takada, "A new address generation unit architecture for video signal processing," Visual Commun., Image Processing'91: Image Processing, vol. 1606, pp. 891-900, 1991.
3. C. Liem, P. Paulin, and A. Jerraya, "Address calculation for retargetable compilation and exploration of instruction-set architectures," in Proc. 33rd ACM Design Automation Conf., 1996, pp. 597-600.
4. R. Leupers and P. Marwedel, "Algorithms for address assignment in DSP code generation," in Proc. IEEE Int. Conf. Computer-Aided Design, 1996, pp. 109-112.
5. A. Sudarsanam, S. Liao, and S. Devadas, "Analysis and evaluation of address arithmetic capabilities in custom DSP architectures," in Proc. 34th ACM Design Automation Conf., 1997, pp. 287-292.
6. S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, "Power exploration for data dominated video applications," in Proc. IEEE Int. Symp. on Low Power Design, 1996, pp. 359-364.
7. P. Lippens, J. Van Meerbergen, A. Van der Werf, W. Verhaegh, B. McSweeney, J. Huisken, and O. McArdle, "Phideo: A silicon compiler for high speed algorithms," in Proc. 2nd ACM/IEEE European Conf. for Design Automation, 1991, pp. 436-441.
8. D. Grant and P. Denyer, "Address generation for array access based on modulus m counters," in Proc. 2nd ACM/IEEE European Conf. for Design Automation, 1991, pp. 118-122.
9. D. Grant, J. Van Meerbergen, and P. Lippens, "Optimization of address generator hardware," in Proc. 5th ACM/IEEE European Design and Test Conf., 1994, pp. 325-329.
10. H. Schmit and D. Thomas, "Address generation for memories containing multiple arrays," in Proc. IEEE Int. Conf. Computer-Aided Design, 1995, pp. 510-514.
11. M. Miranda, F. Catthoor, and H. De Man, "Address equation multiplexing for real time signal processing applications," VLSI Signal Processing, VII, J. Rabaey, P. Chau, and J. Eldon, Eds. Piscataway, NJ: IEEE Press, 1994, pp. 188-197.
12. M. Miranda, F. Catthoor, M. Janssen, and H. De Man, "ADOPT: Efficient hardware address generation in distributed memory architectures," in Proc. 9th ACM/IEEE Int. Symp. on System Synthesis, 1996, pp. 20-25.
13. M. Miranda, M. Kaspar, F. Catthoor, and H. De Man, "Architectural exploration and optimization for counter based hardware address generation," in Proc. 8th ACM/IEEE European Design and Test Conf., 1997, pp. 293-298.
14. S. Note, W. Geurts, F. Catthoor, and H. De Man, "Cathedral-III: Architecture driven high-level synthesis for high throughput DSP applications," in Proc. 28th ACM/IEEE Design Automation Conf., 1991, pp. 597-602.
15. W. Geurts, F. Catthoor, and H. De Man, "Time constrained allocation and assignment techniques for high throughput signal processing," in Proc. 29th ACM/IEEE Design Automation Conf., 1993, pp. 124-127.
16. M. McFarland, A. Parker, and R. Camposano, "The high-level synthesis of digital systems," in Proc. IEEE, special issue on "The future of computer-aided design," vol. 78, no. 2, pp. 301-318, Feb. 1990.
17. D. Knapp, T. Ly, D. MacMillen, and R. Miller, "Behavioral synthesis methodology for HDL-based specification and validation," in Proc. 32nd ACM/IEEE Design Automation Conf., 1995.
18. E. De Greef, F. Catthoor, and H. De Man, "Array placement for storage size reduction in embedded multimedia systems," in Proc. Int. Conf. Application-specific Systems, Architectures and Processors, 1997, pp. 66-75.
19. D. Grant, P. Denyer, and I. Finlay, "Synthesis of address generators," in Proc. IEEE Int. Conf. Computer Aided Design, 1989, pp. 116-119.
20. B. Vanhoof, I. Bolsens, S. De Troch, L. Philips, J. Vanhoof, and H. De Man, "Design of a voice coder with the cathedral-II silicon compiler," in Proc. the User Forum and EuroASIC Prizes, 1993, pp. 150-153.
21. D. Chillet, "Méthodologie de conception architecturale des mémoires pour circuits dédíes au traitement du signal," Ph.D. thesis, Université de Rennes I, Rennes, France, Jan. 1997.
22. A. Aho, R. Sethi, and J. Ullman, "Compilers: Principles, techniques and tools." Reading, MA: Addison-Wesley, 1986.
23. J. M. Janssen, F. Catthoor, and H. De Man, "A specification invariant technique for operation cost minimization in flow-graphs," in Proc. 7th ACM/IEEE Int. Symp. on High-Level Synthesis, 1994, pp. 146-157.
24. M. Gerleck, E. Stoltz, and M. Wolfe, "Beyond induction variables: Detecting and classifying sequences using a demand-driven SSA form," ACM Trans. Programming Languages, Syst., vol. 17, no. 1, pp. 85-122, Jan. 1995.
25. J. M. Janssen, F. Catthoor, and H. De Man, "A specification invariant technique for regularity improvement between flow-graph clusters," in Proc. 7th ACM/IEEE European Design and Test Conf., 1996, pp. 138-143.
26. W. Geurts, F. Catthoor, S. Vernalde, and H. De Man, "Accelerator data-paths synthesis for high-throughput signal processing applications." Boston, MA: Kluwer Academic, 1996.
27. F. Catthoor, S. Wuytack, E. De Greef, F. Franssen, L. Nachtergaele, and H. De Man, "System-level transformations for low-power data transfer and storage in low-power CMOS design," A. Chandrakasan and R. Brodersen Eds. Piscataway, NJ: IEEE Press, 1998, pp. 609-618.