Digital RF processing: Toward low-cost reconfigurable radios

IEEE Communications Magazine

Volumn 43, Issue 8, 2005, Pages 105-113

  Muhammad, Khurram ^a   Staszewski, Robert Bogdan ^a   Leipold, Dirk ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; INTEGRATED CIRCUIT LAYOUT; NETWORK PROTOCOLS; PACKET NETWORKS; PHASE LOCKED LOOPS; RADIO RECEIVERS; RADIO TRANSMITTERS; WIRELESS TELECOMMUNICATION SYSTEMS;

DIGITAL RADIO FREQUENCY PROCESSING; RECEIVER DESIGN; RECONFIGURABLE RADIO DESIGN; TRANSMITTER DESIGN;

DIGITAL RADIO;

EID: 24944481721     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCOM.2005.1497564     Document Type: Article

References (15)

1. D. Buss et al., "SOC CMOS Technology for Personal Internet Products," IEEE Trans. Electron Devices, vol. 50, no. 3, Mar. 2003, pp. 546-56.
2. W. Krenik, D. Buss, and P. Rickert, "Cellular Handset Integration - SIP vs. SOC," Dig. Papers, IEEE CICC Conf., 2004.
3. A. A. Abidi, "RF CMOS Comes of Age," IEEE J. Solid-State Circuits, vol. 39, iss. 4, Apr. 2004, pp. 549-61.
4. L. Perraud et al., "A Dual-Band 802.11a/b/g Radio in 0.18 m CMOS," Dig. Tech. Papers, IEEE Solid-State Circuits Conf., vol. 1, Feb. 2004, pp. 94-515.
5. H. Darabi et al., "A Dual-Mode 802.11b/Bluetooth Radio in 0.35 μm CMOS," vol. 40, no. 3, Mar. 2005, pp. 698-706.
6. T. Manku et al., "A Single Chip Direct Conversion CMOS Transceiver for Quad-Band GSM/GPRS/EDGE and WLAN with Integrated VCOs and Fractional-N Synthesizer," Dig. Papers, IEEE RFIC Symp., June 2004, pp. 423-26.
7. R. B. Staszewski et al., "All-digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130 nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, Dec. 2004, pp. 2278-91.
8. R. B. Staszewski et al., "All-digital PLL and GSM/EDGE Transmitter in 90nm CMOS," Proc. IEEE Solid-State Circuits Conf., Sec. 17.5, 600, Feb. 2005, pp. 316-17.
9. T. Sowlati et al., "Quad-Band GSM/GPRS/EDGE Polar Loop Transmitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, Dec. 2004, pp. 2179-89.
10. M. Elliott et al., "A Polar Modulator Transmitter for EDGE," IEEE J. Solid-State Circuits, vol. 39, no. 12, Dec. 2004, pp. 2190-99.
11. R. B. Staszewski et al., "A First Digitally-controlled oscillator in a Deep-Submicron CMOS Process for Multi-GHz Wireless Applications," Proc. 2003 IEEE RFIC Symp., sec. MO4B-2, June 2003, pp. 81-84.
12. W. Thomann et al., "A Single-Chip 75 GHz/0.35/spl mu/m SiGe BiCMOS W-CDMA Homodyne Transceiver for UMTS Mobiles," IEEE RFIC Symp., June 2004, pp. 69-72.
13. K. Muhammad et al., "A Discrete-Time Bluetooth Receiver in a 0.13/spl mu/m Digital CMOS Process," IEEE Solid-State Circuits Conf., vol. 1, Feb. 2004, pp. 268-527.
14. K. Muhammad and R. B. Staszewski, "Direct RF Sampling Mixer with Recursive Filtering in Charge Domain," Proc. 2004 Int'l. Symp. Circuits and Sys., vol. 1, May 2004, pp. 577-80.
15. K. Muhammad, R. B. Staszewski, and C.-M. Hung, "Joint Common Mode Voltage and Differential Offset Voltage Control Scheme in a Low-IF Receiver," IEEE RFIC Symp., June 2004, pp. 405-08.