SAD prefetching for MPEG4 using flux caches

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4017 LNCS, Issue , 2006, Pages 248-258

  Gaydadjiev, Georgi N ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Flux caches; Multimedia; Prefetching mechanisms; Reconfigurable architectures

Indexed keywords

BANDWIDTH; CACHE MEMORY; COMPUTER APPLICATIONS; DATA REDUCTION; DATABASE SYSTEMS; EMBEDDED SYSTEMS; IMAGE CODING; MULTIMEDIA SYSTEMS;

FLUX CACHES; PREFETCHING MECHANISMS; RECONFIGURABLE ARCHITECTURES; SUM OF ABSOLUTE DIFFERENCES (SAD);

IMAGE COMPRESSION;

EID: 33746701980     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11796435_26     Document Type: Conference Paper

References (19)

1. Gaydadjiev, G.N., Vassiliadis, S.: Flux caches: What are they and are they useful? In: Proceedings of the 5th International Workshop on Computer Systems: Architectures, Modelling, and Simulation (SAMOS 2005). (2005) 93-102
2. VanderWiel, S.P., Lilja, D.J.: Data prefetch mechanisms. ACM Computing Surveys 32 (2000) 174-199
3. Smith, A.J.: Sequential program prefetching in memory hierarchies. IEEE Computer 11 12 (1978) 7-21
4. Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Bertels, K., Kuzmanov, G., Panainte, E.M.: The molen polymorphic processor. IEEE Transactions on Computers (2004) 1363- 1375
5. Lin, W.F., Reinhardt, S.K., Burger, D.: Reducing DRAM latencies with an integrated memory hierarchy design. In: HPCA. (2001) 301-312
6. Gornish, E.H., Veidenbaum, A.: An integrated hardware/software data prefetching scheme for shared-memory multiprocessors. Int. J. Parallel Program. 27 (1999) 35-70
7. Chen, T.F.: An effective programmable prefetch engine for on-chip caches. In: MICRO 28: Proceedings of the 28th annual international symposium on Microarchitecture, Los Alamitos, CA, USA, IEEE Computer Society Press (1995) 237-242
8. Zhang, Z., Torrellas, J.: Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching. In: ISCA '95: Proceedings of the 22nd annual international symposium on Computer architecture, New York, NY, USA, ACM Press (1995) 188-199
9. Wang, Z., Burger, D., McKinley, K.S., Reinhardt, S.K., Weems, C.C.: Guided region prefetching: a cooperative hardware/software approach. In: ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture, New York, NY, USA, ACM Press (2003) 388-398
10. Corbal, J., Espasa, R., Valero, M.: Three-dimensional memory vectorization for high bandwidth media memory systems. In: MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, Los Alamitos, CA, USA, IEEE Computer Society Press (2002) 149-160
11. Kuzmanov, G., Gaydadjiev, G.N., Vassiliadis, S.: Visual data rectangular memory. In: Proceedings of the 10th International Euro-Par Conference (Euro-Par 2004). (2004) 760-767
12. Edler, J., Hill, M.D.: Dinero IV trace-driven uniprocessor cache simulator. (1998) http://www.cs.wisc.edu/~markhill/DineroIV.
13. Smith, A.J.: Cache Memories. Computing Surveys 14 (1982) 473-530
14. Burger, D., Austin, T.M., Bennett, S.: Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308 (1996)
15. (http://ise.stanford.edu/labsite/ise_test_images_videos.html)
16. (http://www.itu.int/rec/recommendation.asp?lang=en\&arent=T-REC-H. 261)
17. (http://ffmpeg.sourceforge.net)
18. Vassiliadis, S., Gaydadjiev, G.N., Bertels, K., Panainte, E.M.: The molen programming paradigm. In: Proceedings of the Third International Workshop on Systems, Architectures, Modeling, and Simulation. (2003) 1-10
19. Panainte, E.M., Bertels, K., Vassiliadis, S.: Compiling for the molen programming paradigm. In: Proceedings of the 13th International Conference on Field Programmable Logic and Applications (FPL'03). (2003) 900-910