Visual data rectangular memory

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3149, Issue , 2004, Pages 760-767

  Kuzmanov, Georgi ^a   Gaydadjiev, Georgi ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; COMPUTERS;

COST EFFECTIVE; CRITICAL PATHS; DATA ALIGNMENTS; HARDWARE RESOURCES; MEMORY MODULES; MEMORY ORGANIZATIONS; RECTANGULAR BLOCK; VISUAL DATA;

COST EFFECTIVENESS;

EID: 35048857556     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27866-5_100     Document Type: Article

References (13)

1. P. Budnik and D. J. Kuck. The organization and use of parallel memories. IEEE Transactions on Computers, 20(12):1566-1569, December 1971.
2. ISO/IEC JTC11/SC29AVG11,N3312. MPEG-4 video verification model version 16.0.
3. K. Kim and V. K. Prasanna. Latin squares for parallel array access. IEEE Transactions on Parallel and Distributed Systems, 4(4):361-370, 1993.
4. H. Kloos, J. Wittenburg, W. Hinrichs, H. Lieske, L. Friebe, C. Klar, and P. Pirsch. HiPARDSP 16, a scalable highly parallel DSP core for system on a chip: video and image processing applications. In IEEE International Conference on Acoustics, Speech, and Signal Processing, volume 3, pages 3112-3115, Orlando, Florida, USA, May 2002. IEEE.
5. J. Kneip, K. Ronner, and P. Pirsch. A data path array with shared memory as core of a high performance DSP. In Proceedings of the International Conference on Application Specific Array Processors, pages 271-282, San Francisco, CA, USA, August 1994.
6. P.M. Kogge. The Architecture of Pipelined Computers. McGraw-Hill, 1981.
7. G. Kuzmanov, G. N. Gaydadjiev, and S. Vassiliadis. Multimedia rectangularly and separably addressable memory. Technical Report CE-TR-2004-01, TU Delft, Delft, January 2004. http://ce.et.tudelft.nl/publications.php.
8. G. Kuzmanov, S. Vassiliadis, and J. van Eijndhoven. A 2D Addressing Mode for Multimedia Applications. In Workshop on System Architecture Modeling and Simulation (SAMOS 2001), volume 2268 of Lecture Notes in Computer Science, pages 291-306. Springer-Verlag, 2001.
9. D. H. Lawrie. Access and alignment of data in an array processor. IEEE Transactions on Computers, C-24(12):l 145-1155, December 1975.
10. D. Lee. Scrambled Storage for Parallel Memory Systems. In Proc.IEEE International Symposium on Computer Architecture, pages 232-239, Honolulu, HI, USA, May 1988.
11. J. W. Park. An efficient buffer memory system for subarray access. IEEE Transactions on Parallel and Distributed Systems, 12(3):316-335, March 2001.
12. D. C. van Voorhis and T. H. Morrin. Memory systems for image processing. IEEE Transactions on Computers, C-27(2):113-125, February 1978.
13. J. P. Wittenburg, M. Ohmacht, J. Kneip, W. Hinrichs, and P. Pirsh. HiPAR-DSP: a parallel VLIW RISC processor for real time image processing applications. In 3rd International Conference on Algorithms and Architectures for Parallel Processing, 1997. ICAPP 97., pages 155-162, Melbourne, Vic., Australia, December 1997.