Compiling for the molen programming paradigm

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 900-910

  Panainte, Elena Moscu ^a   Bertels, Koen ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSING; GENERAL PURPOSE COMPUTERS; HARDWARE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

CUSTOM COMPUTING MACHINES; EXECUTED INSTRUCTIONS; GENERAL PURPOSE PROCESSORS; INSTRUCTION SET EXTENSION; MOLEN PROGRAMMING PARADIGM; MULTIMEDIA BENCHMARKS; SEQUENTIAL CONSISTENCY; SOFTWARE IMPLEMENTATION;

PROGRAM COMPILERS;

EID: 21144436184     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_87     Document Type: Article

References (10)

1. M. Sima, S. Vassiliadis, S.Cotofana, J. van Eijndhoven, and K. Vissers, "Field-Programmable Custom Computing Machines - A Taxonomy," in 12th International Conference on Field Programmable Logic and Applications (FPL), Montpellier, France, Sep 2002, pp. 79-38.
2. M. Gokhale and J. Stone, "Napa C: Compiling for a Hybrid RISC/FPGA Architecture," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, California, April 1998, pp. 126-137.
3. S. Hauck, T. W. Fry, M. M. Hosier, and J. P. Kao, "The Chimaera Reconfigurable Functional Unit," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, California, 1997, pp. 87-96.
4. A. L. Rosa, L. Lavagno, and C. Passerone, "Hardware/Software Design Space Exploration for a Reconfigurable Processor," in Proc. of the DATE 2003, 2003, pp. 570-575.
5. F. Campi, R. Canegallo, and R. Guerrieri, "IP-Reusable 32-Bit VLIW Rise Core," in Proc. of the 27th European Solid-State Circuits Conference, Villah, Austria, Sep 2001, pp. 456-459.
6. Z. Ye, N. Shenoy, and P. Banerjee, "A C Compiler for a Processor with a Reconfigurable Functional Unit," in ACM/SIGDA Symposium on FPGAs, Montery, California, USA, 2000, pp. 95-100.
7. S. Vassiliadis, S. Wong, and S. Cotofana, "The MOLEN pμ-Coded Processor," in 11th International Conference on Field Programmable Logic and Applications (FPL), Springer-Verlag LNCS, vol. 2147, Belfast, UK, Aug 2001, pp. 275-285.
8. http://suif.stanford.edu/suif/suif2.
9. http://www.eecs.hardward.edu/hube/research/machsuif.html.
10. M.Mercaldi, M. D. Smith, and G. Holloway, "The Halt Library," in The Machine-SUIF Documentation Set, Hardvard University, 2002.