Instruction based memory distance analysis and its application to optimization

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2005, Issue , 2005, Pages 27-37

  Fang, Changpeng ^a   Carr, Steve ^a   Onder, Soner ^a   Wang, Zhenlin ^a  

^a Michigan Technological University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; FEEDBACK; INTEGER PROGRAMMING; OPTIMIZATION; PROGRAM PROCESSORS; STORAGE ALLOCATION (COMPUTER);

FEEDBACK-DIRECTED OPTIMIZATION; MEMORY DISTANCE ANALYSIS; MEMORY HIERARCHY;

PROGRAM COMPILERS;

EID: 33746684270     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2005.26     Document Type: Conference Paper

References (25)

1. K. Beyls and E. D'Hollander. Reuse distance-based cache hint selection. In Proceedings of the 8th International Euro-Par Conference, August 2002.
2. S. Chatterjee, E. Parker, P. J. Hanlon, and A. R. Lebeck. Exact analysis of the cache behaviour of nested loops. In Proceedings of the SIGPLAN2001 Conference on Programming Language Design and Implementation, pages 286-297. Snowbird, Utah, June 2001.
3. G. Z. Chrysos and J. S. Emer. Memory dependence prediction using store sets. In Proceedings of the 25th International Conference on Computer Architecture, pages 142-153, June 1998.
4. C. Ding and Y. Zhong. Predicting whole-program locality through reuse distance analysis. In Proceedings of the 2003 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 245-257, San Diego, California, June 2003.
5. C. Fang, S. Carr, S. Önder, and Z. Wang. Reuse-distance-based miss-rate prediction on a per instruction basis. In Proceedings of the 2nd ACM Workshop on Memory System Performance, pages 60-68, Washington, D.C., June 2004.
6. S. Ghosh, M. Martonosi, and S. Malik. Precise miss analysis for program transformations with caches of arbitrary associativity. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 228-239, San Jose, CA, Oct. 1998.
7. J. Hessen, J. LeBlanc, and S. Ciavaglia. Apparatus to dynamically control the Out-Of-Order execution of Load-Store instructions. US, Patent 5,615,350,Filed Dec. 1995, Issued Mar. 1997.
8. M. Horowitz, M. Martonosi,T. C. Mowry, and M. D. Smith. Informing memory operations: memory performance feedback mechanisms and their applications. ACM Trans. Comput. Syst., 16(2): 170-205, 1998.
9. W.-C. Hsu, H. Chen, P.-C. Yew, and D.-Y. Chen. On the predictability of program behavior using different input data sets. In Proceedings of the Sixth Annual Workshop on Interaction between Compilers Computer Architectures, 2002.
10. G. Marin and J. Mellor-Crummey. Cross architecture performance predictions for scientific applications using parameterizedmodels. In Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, New York, NY, June 2004.
11. R. L. Mattson, J. Gecsei, D. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
12. K. S. McKinley, S. Carr, and C. Tseng. Improving data locality with loop transformations.ACM Transactions on Programming Languages and Systems, 18(4):424-453, July 1996.
13. K. S. McKinley and O.Temam. Quantifying loop nest locality using SPEC'95 and the Perfect benchmarks. ACM Transactions on Computer Systems, 17(4):288-336, Nov. 1999.
14. A. I. Moshovos. Memory Dependence Prediction. PhD thesis, University of Wisconsin-Madison, 1998.
15. S. Onder. Cost effectivememory dependence prediction using speculation levels and color sets. In International Conference on Parallel Architectures and Compilation Techniques,pages 232-241,Charlottesville, Virginia September 2002.
16. S. Onder and R. Gupta. Automatic generation of microarchitecture simulators. In IEEE International Conference on Computer Languages, pages 80-89, Chicago. May 1998.
17. S. Onder and R. Gupta. Dynamic memory disambiguation in the presence of out-of-order store issuing. Journal of Instruction Level Parallelism, Volume 4, June 2002. (www.microarch.org/vol4).
18. V.-M. Pinait, A. Sasturkar,and W.-F. Wong. Static identification of delinquent loads. In Proceedings of the International Symposium on Code Generation and Optimization, San Jose, CA, Mar. 2004.
19. X. Shen, Y. Zhong, and C. Ding. Locality phase prediction. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI), Boston, MA, Oct. 2004.
20. A. Srivastava and E. A. Eustace. Atom: A system for building customized program analysis tools. In Proceeding of ACM SIGPIAN Conference on Programming Language Design and Inplementation, June 1994.
21. S. Steely, D. Sager, and D. Fite. Memory reference tagging. US. Patent 5,619,662, Filed Aug. 1994, Issued Apr. 1997.
22. R. A. Sugumar and S.G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the ACM SIGMETRICS Conference on Measurement &Modeling Computer Systems, pages 24-35, Santa Clara, CA, May 1993.
23. M. E. Wolf and M. Lam. A data locality optimizing algorithm. In Proceedings of the SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 30-44, Toronto, Canada, June 1991.
24. th International Conference on Parallel Architectures and Compilation Techniques, pages 91-101, New Orleans, LA, September 2003.
25. Y. Zhong, M. Orlovich, X. Shen, and C. Ding. Array regrouping and structure splitting using whole-program reference affinity. In Proceedings of the 2004 ACM SIGPLAN Conference on Programming Language Design and Implementation, Washington,D.C., June 2004.