Cost effective memory dependence prediction using speculation levels and color sets

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2002-January, Issue , 2002, Pages 232-241

  Onder S ^a  

^a Michigan Technological University   (United States)

Author keywords

Color; Computer science; Costs; Decoding; Delay; Hardware; Logic; Out of order; Parallel processing; Processor scheduling

Indexed keywords

BENCHMARKING; COLOR; COMPUTER HARDWARE; COMPUTER SCIENCE; COST EFFECTIVENESS; COSTS; DECODING; DIGITAL ARITHMETIC; EMBEDDED SYSTEMS; HARDWARE; MEMORY ARCHITECTURE; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

DELAY; LOGIC; OUT OF ORDER; PARALLEL PROCESSING; PROCESSOR SCHEDULING;

PARALLEL PROCESSING SYSTEMS;

EID: 33746703763     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2002.1106021     Document Type: Conference Paper

References (13)

1. B. Calder and G. Reinman. A comparative survey of load speculation architectures. Journal of Instruction Level Parallelism, May 2000.
2. G. Z. Chrysos and J. S. Emer. Memory dependence prediction using store sets. In Proceedings of the 25th International Conference on Computer Architecture, pages 142-153, June 1998.
3. K. Gharachorloo, A. Gupta, and J. Hennessy. Two techniques to enhance the performance of memory consistency models. In Proceedings of the International Conference on Parallel Processing, pages 245-257, August 1991.
4. D. Grunwald, A. Klauser, S. Manne, and A. Pleszkun. Confidence estimation for speculation control. In Proceedings of the 25th International Conference on Computer Architecture, pages 122-131, 1998.
5. J. Hesson, J. LeBlanc, and S. Ciavaglia. Apparatus to dynamically control the Out-Of-Order execution of Load-Store instructions. US. Patent 5,615,350, Filed Dec. 1995, Issued Mar. 1997.
6. E. Jacobsen, E. Rotenberg, and J. E. Smith. Assigning confidence to conditional branch predictions. In Proceedings of the 29th Annual International Symposium on Microarchitecture, pages 142-152, December 1996.
7. R. Kessler, E. McLellan, and D. Webb. The alpha 21264 microprocessor architecture. In International Conference on Computer Design, December 1998.
8. A. I. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi. Dynamic speculation and synchronization of data dependences. In Proceedings of the 24th International Conference on Computer Architecture, pages 181-193, June 1997.
9. S. Önder and R. Gupta. Automatic generation of microarchitecture simulators. In IEEE International Conference on Computer Languages, pages 80-89, Chicago, May 1998.
10. S. Önder and R. Gupta. Dynamic memory disambiguation in the presence of out-of-order store issuing. In 32nd Annual IEEE-ACM International Symposium on Microarchitecture, November 1999.
11. S. Önder and R. Gupta. Dynamic memory disambiguation in the presence of out-of-order store issuing. Journal of Instruction Level Parallelism, 2002 (to appear).
12. G. Reinman and B. Calder. Predictive techniques for aggressive load speculation. In The 31st Annual IEEE-ACM International Symposium on Microarchitecture, pages 127-137, December 1998.
13. S. Steely, D. Sager, and D. Fite. Memory reference tagging. US. Patent 5,619,662, Filed Aug. 1994, Issued Apr. 1997.