55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 7, 2006, Pages 1589-1594

  Kurose, Daisuke ^b   Ito, Tomohiko ^b   Ueno, Takeshi ^b   Yamaji, Takafumi ^a,b   Itakura, Tetsuro ^a,b  

^a IEEE

^b TOSHIBA CORPORATION   (Japan)

Author keywords

Amplifier sharing; Analog to digital conversion; Analog to digital converter (ADC); Wireless receiver

Indexed keywords

AMPLIFIERS (ELECTRONIC); ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; ENERGY DISSIPATION; INTEGRAL EQUATIONS; SIGNAL TO NOISE RATIO;

AMPLIFIER SHARING; ANALOG-TO-DIGITAL CONVERTER (ADC); WIRELESS RECEIVER;

RADIO RECEIVERS;

EID: 33746349851     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.873888     Document Type: Conference Paper

References (14)

1. L. Sumanen, M. Waltari, and K. A. I. Halonen, "A 10-bit 200-MS/s CMOS parallel pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1048-1055, Jul. 2003.
2. S.-M. Yoo, J.-B. Park, H.-S. Yang, H.-H. Bae, K.-H. Moon, H.-J. Park, S.-H. Lee, and J.-H. Kim, "A 10 b 150 MS/s 123 mW 0.18μm CMOS pipelined ADC," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 326-327.
3. M. Yoshioka, M. Kudo, K. Gotoh, and Y. Watanabe, "A 10 b 125 MS/s 40 mW pipelined ADC in 0.18 μma CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech, Papers, 2005, pp. 282-283.
4. B. Hernes, A. Briskemyr, T. N. Andersen, F. Telsto, T. E. Bonnerud, and Ø. Moldsvor, "A 1.2 V 220 MS/s 10 b pipeline ADC implemented in 0.13 μm digital CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 256-258.
5. B.-S. Song, S.-H. Lee, and M. F. Tompsett, "A 10-b 15-MHz CMOS recycling two-itep A/D converter," IEEE J. Solid-State Circuits, vol. 25, no, 12, pp. 1328-1338, Dec. 1990.
6. D. Miyazaki, S. Kawahito, and M. Furuta, "10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture," IEEE J. Solid-State Circuits, vol 38, no. 2, pp. 369-373, Feb. 2003.
7. T. Ito, D. Kurose, T. Ueno, T. Yamaji, and T. Itakura, "Low-power design of 10-bit 80-MSPS pipeline ADCs," in Proc. Analog VLSI Workshop, Oct. 2004, pp. 167-171.
8. B. M. Min, P. Kim, F. W. Bowman, III, D. M. Boisvert, and A. J. Aude, "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol 38, no. 12, pp. 2031-2039, Dec. 2003.
9. D. Cline and P. Gray, "A power optimized 13-b 5-Miamples/s pipelined analog-digital converter in 1.2 μ CMOS "IEEE J. Solid-State Circuits, vol. 31, pp. 294-303, Mar. 1996.
10. T. Itakura, T. Ueno, H. Tanimoto, and T. Arai, "A 2 Vpp linear inputrange fully balanced CMOS transconductor and its application to a 2.5 V 2.5 MHz Gm-C LPF," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 509-512.
11. D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim, and C. A. Laber, "A family of differential nMOS analog circuits for a PCM codec filter chip," IEEE J. Solid-State Circuits, vol 17, pp. 1014-1023, Dec. 1982.
12. S. M. Jamal, D. Fu, N. C.-J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618-1627, Dec. 2002.
13. T. I. Laakso, V. Valimaki, M. Karjalainen, and U. K. Laine, "Splitting the unit delay," IEEE Signal Processing Mag., vol 13, no. 1, pp. 30-60, Jan. 1996.
14. J. G. Proakis, Digital Communications, 4th ed. New York: McGraw-Hill 2001.