Effective instruction prefetching via fetch prestaging

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Falcón, Ayose ^a   Ramirez, Alex ^b   Valero, Mateo ^b  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE LINE GUIDED PRESTAGING (CLGP); FAST PRESTAGE BUFFER; PREFETCHING; PRESTAGING;

ALGORITHMS; CACHE MEMORY; COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; SCHEDULING;

INFORMATION RETRIEVAL;

EID: 33746279475     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.188     Document Type: Conference Paper

References (24)

1. A. Agarwal, K. Roy, and T. Vijaykumar. Exploring high bandwidth pipelined cache architecture for scaled technol-ogy. In Design, Automation and Test in Europe, Mar. 2003.
2. V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. In Procs. of ISCA-27, June 2000.
3. D. Boggs, A. Baktha, J. Hawkins, D. Marr, J. Miller, P. Roussel, R. Singhai, B. Toll, and K. Venkatraman. The microarchitecture of the Intel Pentium 4 processor on 90nm technology. Intel Technology Journal, 08(01), Feb. 2004.
4. I. K. Chen, C.-C. Lee, and T. Mudge. Instruction prefetching using branch prediction information. In Intl. Conf. on Computer Design, Oct. 1997.
5. D. Ditzel. Transmeta's low power Efficeon microprocessor.Invited Presentation at COOL Chips VII, Apr. 2004.
6. K. Farkas, N. Jouppi, and P. Chow. How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors. In Procs. of HPCA-1, Jan. 1995.
7. R. Ho, K. Mai, and M. Horowitz. The future of wires. In Procs. of the IEEE, Apr. 2001.
8. D. Jiménez, S. Keckler, and C. Lin. The impact of delay on the design of branch predictors. In MICRO-33, Dec. 2000.
9. D. Joseph and D. Grunwald. Prefetching using Markov predictors. In Procs. of ISCA-24, June 1997.
10. N. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Procs. of ISCA-17, June 1990.
11. J. Kin, M. Gupta, and W. Mangione-Smith. The filter cache: An energy efficient memory structure. In MICRO-30, 1997.
12. D. Matzke. Will physical scalability sabotage performance gains'? IEEE Computer, 30(9):37-39, Sept. 1997.
13. J. Pierce and T. Mudge. Wrong-path instruction prefetching. In Procs. of MICRO-29, Dec. 1996.
14. A. Ramirez, O. Santana, J. Larriba-Pey, and M. Valero. Fetching instruction streams. In Procs. of MICRO-36, 2002.
15. G. Reinman, T. Austin, and B. Calder. A scalable front-end architecture for fast instruction delivery. In ISCA-26, 1999.
16. G. Reinman, B. Calder, and T. Austin. Fetch directed instruction prefetching. In Procs. of MICRO-32, Nov. 1999.
17. G. Reinman, B. Calder, and T. Austin. High performance and energy efficient serial prefetch architecture. In Procs. of ISHPC-IV, May 2002.
18. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Procs. of PACT, Sept. 2001.
19. P. Shivakumar and N. Jouppi. CACTI 3.0, an integrated cache timing, power and area model. TR 2001/2, Compaq WRL, Aug. 2001.
20. Semiconductor Industry Association. The international technology roadmap for semiconductors, 2001.
21. A. Smith. Cache memories. ACM Computer Surveys, 14(3):473-530, Sept. 1982.
22. J. Smith and W.-C. Hsu. Prefetching in supercomputer instruction caches. In Procs. of Supercomputing, Nov. 1992.
23. V. Srinivasan, E. Davidson, G. Tyson, M. Charney, and T. Puzak. Branch history guided instruction prefetching. In Procs. of HPCA-7, Jan. 2001.
24. A. Veidenbaum, Q. Zhao, and A. Shameer. Non-sequential instruction cache prefetching for multiple-issue processors. Intl. Journal of High Speed Computing, 10(1), Mar. 1999.