Reducing power consumption in interconnection networks by dynamically adjusting link width

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3149, Issue , 2004, Pages 882-890

  Alonso, M ^a   Martinez J M ^a   Santonja, V ^a   Lopez P ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COOLING SYSTEMS; ELECTRIC POWER SYSTEM INTERCONNECTION; ELECTRIC POWER UTILIZATION;

DESIGN PARAMETERS; LIQUID COOLING SYSTEMS; LOWER BOUNDS; MESSAGE LATENCY; MULTI PROCESSOR SYSTEMS; NETWORK BANDWIDTH; NETWORK LOAD; ROUTER DESIGN;

COMPLEX NETWORKS;

EID: 33746276738     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27866-5_117     Document Type: Article

References (13)

1. B.V. Dao, J. Duato, and S. Yalamanchili, Dynamically configurable message flow control for fault-tolerant routing, IEEE Trans, on Parallel and Distributed Systems, vol. 10, no. 1, pp. 7-22, Jan. 1999.
2. J. Duato, A new theory of deadlock-free adaptive routing in wormhole networks, IEEE Trans, on Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, Dec. 1993.
3. J. Duato and P. Ldpez, Performance evaluation of adaptive routing algorithms for k-ary ncubes, Parallel Computer Routing and Communication Workshop, May 1994.
4. J. Duato, A theory of fault-tolerant routing in wormhole networks, in IEEE Trans, on Parallel and Distributed Systems, Vol 10, No. 1, pp. 7-22, 1999.
5. J. Kim and M. Horowitz, Adaptive supply serial links with sub-IV operation and per-pin clock recovery, Int. Solid-State Circuits Conf., Feb. 2002.
6. E.J. Kim, et al. Energy Optimization Techniques in Cluster Interconnects. Int. Symp. on Low Power Electronics and Design, Aug. 2003.
7. P. López and J. Duato, Deadlock-free adaptive routing algorithms for the 3D-torus: limitations and solutions, Parallel Architectures Languages Europe 93, June 1993.
8. Mellanox Technologies home page, http://www.mellanox.com.
9. C. Patel, S. Chai, S. Yalamanchili and D. Schimmel, Power constrained design of multiprocessor interconnection networks, Int. Conf. on Computer Design, Oct. 1997.
10. L. Shang, L-S. Peh and N.K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, 9th Int. Symp. on High-Performance Computer Architecture, Jan. 2003.
11. V. Soteriou, and L-S. Peh, Dynamic Voltage Power Management for Power Optimization of Interconnection Networks Using On/Off Links, 11th Hot Interconnects,Aug. 2003.
12. H-S. Wang, L-S. Peh and S. Malik, A power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers, 10th Hot Interconnects, Aug. 2002.
13. H-S. Wang, X. Zhu, L-S. Peh and S. Malik, Orion: A Power-Performance Simulator for Interconnection Networks, 35th Int. Symposium on Microarchitecture, Nov. 2002.