Dynamically configurable message flow control for fault-tolerant routing

IEEE Transactions on Parallel and Distributed Systems

Volumn 10, Issue 1, 1999, Pages 7-22

  Dao, Binh Vien ^b   Duato, Jose ^a,d   Yalamanchili, Sudhakar ^a,c  

^a IEEE

^b Home Wireless Networks   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^d UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Fault tolerant routing; Message flow control; Multicomputer; Multiphase routing; Pipelined interconnection network; Routing protocol; Virtual channels; Wormhole switching

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SYSTEM RECOVERY; DATA COMMUNICATION SYSTEMS; FAULT TOLERANT COMPUTER SYSTEMS; NETWORK PROTOCOLS; PIPELINE PROCESSING SYSTEMS; VIRTUAL REALITY;

MESSAGE FLOW CONTROL; PIPELINED CIRCUIT SWITCHING; WORMHOLE SWITCHING;

INTERCONNECTION NETWORKS;

EID: 0032778086     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.744829     Document Type: Article

References (30)

1. J.D. Allen, P.T. Gaughan, D.E. Schimmel, and S. Yalamanchili, "Ariadne - An Adaptive Router for Fault-Tolerant Multicomputers," Proc. 21st Int'l Symp. Computer Architecture, pp. 278-288, Apr. 1994.
2. K.V. Anjan and T.M. Pinkston, "DISHA: An Efficient Fully Adaptive Deadlock Recovery Scheme," Proc. Ninth Int'l Parallel Processing Symp., Apr. 1995.
3. R. Boppana and S. Chalasani, "A Comparison of Adaptive Wormhole Routing Algorithms," Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 351-360, 1993.
4. S. Chalasani and R. Boppana, "Fault-Tolerant Wormhole Routing in Tori," Proc. Eighth ACM Conf. Supercomputing, July 1994.
5. M.S. Chen and K.G. Shin, "Depth-First Search Approach for Fault-Tolerant Routing in Hypercube Multicomputers," IEEE Trans. Parallel and Distributed Systems, vol. 2, no. 4, Apr. 1990.
6. A.A. Chien and J.H. Kim, "Planar-Adaptive Routing: Low-Cost Adaptive Networks for Multiprocessors," J. ACM, vol. 42, no. 1, pp. 91-123, 1995.
7. W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Mar. 1992.
8. W.J. Dally and H. Aoki, "Deadlock-Free Adaptive Routing in Multiprocessor Networks Using Virtual Channels," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 4, pp. 466-475, Apr. 1993.
9. W.J. Dally, L. Dennison, D. Harris, K. Kan, and T. Xanthopoulus, "The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel Computers," Proc. Parallel Computer Routing and Comm. Workshop, May 1994.
10. W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
11. L.R. Dennison, W.S. Lee, and W.J. Dally, "High Performance Bidirectional Signaling in VLSI Systems," Proc. 1993 Symp. Research on Integrated Systems, 1993.
12. J. Duato, "A Theory of Fault-Tolerant Routing in Wormhole Networks," IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 8, pp. 790-802, Aug. 1997.
13. J. Duato, "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 12, pp. 1,320-1,331, Dec. 1993.
14. J. Duato, B.V Dao, P.T. Gaughan, and S. Yalamanchili, "Scouting: Fully Adaptive, Deadlock Free Routing in Faulty Pipelined Networks," Proc. Int'l Conf. Parallel and Distributed Systems, Dec. 1994.
15. D. Ferrari. Computer Systems Performance Evaluation. Prentice Hall, 1978.
16. M. Galles, "Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SPIDER Chip," Proc. Hot Interconnects Symp. IV, Aug. 1996.
17. P.T. Gaughan and S. Yalamanchili, "A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks," IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 5, pp. 482-496, May 1995.
18. P.T. Gaughan, B.V. Dao, S. Yalamanchili, and D.E. Schimmel, "Distributed Deadlock-Free Routing in Faulty Pipelined k-Ary n-Cubes," IEEE Trans. Computers, vol. 45, no. 6, pp. 651-665, June 1996.
19. P.T. Gaughan, B.V. Dao, and S. Yalamanchili, "The Effects of Faults in Multiprocessor Networks: A Trace-Driven Study," Proc. Workshop Architectures for Real-Time Applications, May 1994.
20. P.T. Gaughan and S. Yalamanchili, "Adaptive Routing Protocols for Hypercube Interconnection Networks," Computer, vol. 26, no. 5, May 1993.
21. C.J. Glass and L.M. Ni, "The Turn Model for Adaptive Routing," Proc. 19th Ann. Int'l Symp. Computer Architecture, pp. 278-287, 1992.
22. C.J. Glass and L.M. Ni, "Fault-Tolerant Wormhole Routing in Meshes," Proc. 23rd Int'l Symp. Fault-Tolerant Computing, pp. 240-249, 1993.
23. R.E. Kessler and J.L. Schwarzmeier, "Cray T3D: A New Dimensions for Cray Research," Proc. 38th Ann. IEEE Computer Society Int'l Computing Conf., 1993.
24. J.H. Kim, Z. Liu, and A.A. Chien., "Compressionless Routing: A Framework for Fault-Tolerant Routing," IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 3, pp. 229-244, Mar. 1997.
25. C.T. Lee and J.P. Hayes, "A Fault-Tolerant Communication Scheme for Hypercube Computers," IEEE Trans. Computers, vol. 4, no. 10, pp. 1,242-1,256, Oct. 1992.
26. M.D. Noakes, D.A. Wallach, and W.J. Dally, "J-Machine Multicomputer: An Architectural Evaluation," Proc. 1993 Ann. Int'l Symp. Computer Architecture, 1993.
27. S.L. Scott, "Synchronization and Communication in the T3E Multiprocessor," Proc. Seventh Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 26-36, Oct. 1996.
28. S.L. Scott and G. Thorson, "The Cray T3E Network: Adaptive Routing in a High Performance 3D Torus," Proc. Hot Interconnects Symp. IV, Aug. 1996.
29. A. Sivasubramaniam, A. Singla, U. Ramachandram, and H. Venkateswaran, "Machine Abstractions and Locality Issues in Studying Parallel Systems," Technical Report GITCC93/63, Georgia Inst. of Technology, Oct. 1993.
30. Y.J. Suh, B.V. Dao, J. Duato and S. Yalamanchili, "Software Based Fault Tolerant Oblivious Routing in Pipelined Networks," Proc. 1995 Int'l Conf. Parallel Processing, vol. 1, pp. 101-105, Aug. 1995.