Higher radix floating-point representations for FPGA-based arithmetic

Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005

Volumn 2005, Issue , 2005, Pages 161-170

  Catanzaro, Bryan ^a   Nelson, Brent ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FPGA-BASED ARITHMETIC; NUMERICAL ACCURACY; RADIX FLOATING-POINT REPRESENTATIONS;

COMPUTER OPERATING SYSTEMS; DIGITAL ARITHMETIC; ELECTRONIC COMMUNITIES; NUMBER THEORY; NUMERICAL ANALYSIS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33746156102     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2005.43     Document Type: Conference Paper

References (26)

1. P. Belanovic and M. Leeser. A Library of Parameterized Floating Point Modules and Their Use. Proceedings of the 12th International Workshop on Field Programmable Logic and Applications (FPL'02), 2002.
2. R. P. Brent. On the Precision Attainable with Various Floating-Point Number Systems. IEEE Transactions on Computers, 0-22:601-607, June 1973.
3. W. S. Brown and P. L. Richman. The Choice of Base. Communications of the ACM, 12(10):560-561, October 1969.
4. M. F. Cowlishaw. Decimal Floating-Point: Algorism for Computers. Proceedings of the 16th IEEE Symposium on Computer Arithmetic (ARITH'03), 2003.
5. J. Detrey and F. de Dinechin. FPLibrary, a VHDL Library of Parameterisable Floating-Point and LNS Operators for FPGA. http://perso.ens- lyon.fr/jeremie.detrey/FPLibrary/, 2004.
6. J. Dido et al. A Flexible Floating-Point Format for Optimizing Data-Paths and Operators in FPGA Based DSPs. ACM/SIGDA Tenth ACM International Symposium on Field-Programmable Gate Arrays (FPGA'02), 2002.
7. M. D. Ercegovac and T. Lang. Digital Arithmetic. Morgan Kaufmann, San Francisco, 2004.
8. C. T. Ewe, P. Y. K. Cheung, and G. A. Constantinides. Dual Fixed-Point: An Efficient Alternative to Floating-point Computation. Proceedings of the 14th International Workshop on Field Programmable Logic and Applications (FPL'04), 2004.
9. F. Fang, T. Chen, and R. A. Rutenbar. Lightweight Floating-point Arithmetic: Case Study of Inverse Discrete Cosine Transform. EURASIP Journal of Applied Signal Processing, pages 879-892, September 2002.
10. A. A. Gaffar, O. Mencer, W. Luk, P. Y. Cheung, and N. Shirazi. Floating Point Bitwidth Analysis via Automatic Differentiation. Proceedings of the International Conference on Field Programmable Technology, 2002.
11. G. Gerwig et al. The IBM eServer z990 Floating-Point Unit. IBM Journal of Research and Development, 48(3/4), 2004.
12. M. Gokhale et al. Monte Carlo Radiative Heat Transfer Simulation on a Reconfiguable Computer. Proceedings of the 14th International Workshop on Field Programmable Logic, and Applications (FPL'04), 2004.
13. E. Hokenek, R. K. Montoye, and P. W. Cook. Second-Generation RISC Floating Point with Multiply-Add Fused. IEEE Journal of Solid-State Circuits, 25(5):1207-1213, 1990.
14. B. Hutchings et al. A CAD Suite for High-Performance FPGA Design. Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'99), pages 12-24, 1999.
15. IEEE Standards Board. IEEE Standard for Binary Floating-point Arithmetic, ANSI/IEEE Std 754-1985 edition, 1985.
16. IEEE Standards Board. IEEE Standard for Radix-Independent Floating-Point Arithmetic, ANSI/IEEE Std 854-1987 edition, 1987.
17. Intel Corporation, Santa Clara, California. iAPX86, 88, 186 and 188 User's Manual: Programmer's Reference, 1985.
18. D. E. Knuth. The An of Computer Programming, volume 2. Addison Wesley, Reading, Massachussets, third edition, 1998.
19. B. Lee and N. Burgess. Parameterisable Floating-point Operations on FPGA. Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems, and Computers, 2002.
20. J. Liang, R.Tessier, and O. Mencer. Floating Point Unit Generation and Evalution for FPGAs. Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'03), pages 185-194, 2003.
21. D. W. Matula. Base Conversion Mappings. Proceedings of the American Federation of Information Processing Societies, 30:311-318, 1967.
22. B. Parhami. Computer Arithmetic: Algorithms and Hardware Designs. Oxford University Press, New York, 2000.
23. E. Roesler and B. Nelson. Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture. Proceedings of the 12th International Workshop on Field Programmable Logic and Applications (FPL'02), pages 637-646, 2002.
24. W. D. Smith and A. R. Schnore. Towards an RCC-based Accelerator for Computational Fluid Dynamics Applications. Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'03), pages 222-231, 2003.
25. K. Underwood. FPGAs vs. CPUs: Trends in Peak Floating-point Performance. ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays (FPGA'04), 2004.
26. R. K. Yu and G. B. Zyner. 167 MHz Radix-4 Floating Point Multiplier. Proceedings of the IEEE Symposium on Computer Arithmetic, 1995.