Effect of traffic localization on energy dissipation in NoC-based interconnect

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1774-1777

  Pande, Partha Pratim ^a   Grecu, Cristian ^a   Jones, Michael ^a   Ivanov, André ^a   Saleh, Res ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Energy; Interconnect Infrastructure; Modularity; NoC; Throughput; Traffic Localization

Indexed keywords

ENERGY; INTERCONNECT INFRASTRUCTURE; MODULARITY; NOC; TRAFFIC LOCALIZATION;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOLOGICAL MATERIALS; ELECTRIC NETWORK TOPOLOGY; ELECTRON ENERGY LOSS SPECTROSCOPY; ENERGY DISSIPATION; ENERGY DISSIPATORS; MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS;

THROUGHPUT;

EID: 33745765395     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464952     Document Type: Conference Paper

References (15)

1. P. Magarshack, P.G. Paulin, "System-on-Chip Beyond the Nanometer Wall", Proceedings of DAC03,June 2-6,2003, Anaheim, USA.
2. M. Horowitz, B. Dally, "How Scaling will change Processor Architecture", Proceedings of ISSCC 2004, pp: 132-133 February 15-19, 2004, San Francisco, USA.
3. International Technology Roadmap for Semiconductors 2003 Document http://public.itrs.net/Files/2003ITRS/Home2003.htm
4. L. Benini, G. De Micheli, "Networks on chips: a new SoC paradigm" Computer, Volume: 35, Issue: 1, Jan. 2002, pp: 70 -78.
5. W. J. Dally, B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", Proceedings of DAC 2001, pp: 683-689, Las Vegas, Nevada, USA, June 18-22, 2001.
6. P. Guerrier, A. Greiner, "A generic architecture for on-chip packet-switched interconnections", Proceedings of Design, Automation and Test in Europe Conference and Exhibition 2000, pp: 250 -256.
7. C. Grecu, P. P. Pande, A. Ivanov, R. Saleh "Structured Interconnect Architecture: A Solution for the Non-Scalability of Bus-Based SoCs" Great Lakes Symposium on VLSI2004, pp: 192-195, Boston, USA, April 26-28.
8. S. Kumar et al, " A Network on Chip Architecture and Design Methodology," Proceedings of ISVLSI,pp. 117-124, 2002.
9. W. J. Dally, C. L. Seitz, "The Torus Routing Chip", Technical Report 5208:TR: 86, Computer Science Department, California Institute of Technology, 1986, pp. 1-19.
10. P. P. Pande, C. Grecu, A. Ivanov, R. Saleh, "Design of a Switch for Network on Chip Applications", Proceedings of ISCAS, Vol. V pp: 217-220 Bangkok, May 2003.
11. T.T. Ye, L. Benini, G. De Micheli, "Analysis of power consumption on switch fabrics in network routers" Proceedings of DAC, pp: 524-529, June 10-14, 2002
12. K. C. Saraswat, et al., "Technology and Reliability Constrained Future Copper Interconnects - Part II: Performance Implications," IEEE Transactions on Electron Devices, Vol. 49, No. 4, April 2002 pp. 598-604.
13. G. Varatkar, R. Marculescu, "Traffic Analysis for On-chip Networks Design of Multimedia Applications", Proceedings of DAC, pp: 510-517, June 10-14, 2002
14. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks - An Engineering Approach, Morgan Kaufmann, 2002.
15. K. Park, W. Willinger, Self-similar Network Traffic and Performance Evaluation,John Wiley & Sons, 2000.