System-level performance analysis of embedded system using behavioral C/C++ model

2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test,(VLSI-TSA-DAT)

Volumn 2005, Issue , 2005, Pages 188-191

  Chung, Moo Kyoung ^a   Na, Sangkwon ^a   Kyung, Chong Min ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER SIMULATION; INTERNET; ITERATIVE METHODS; NETWORK PROTOCOLS; PROGRAM COMPILERS; SOFTWARE ENGINEERING;

COMMUNICATION ARCHITECTURE; INSTRUCTION SET SIMULATOR (ISS); INTERNET PROTOCOL (IP); SYSTEM-ON-CHIP (SOC);

EMBEDDED SYSTEMS;

EID: 33745457881     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. JYong-Yeol Lee, In-Cheol Park, Timed Compiled-Code Simulation of Embedded Software for Performance Analysis of SOC Design, DAC, 2002
2. Lahiri K., Raghunathan A., Dey S., System-level performance analysis for designing on-chip communication architectures, Computer-Aided Design of Integrated Circuits und Systems, IEEE Transactions on, Volume: 20 Issue: 6, June 2001
3. Nandi, A., Marcuelescu, R., System-level power/performance analysts for embedded systems design, DAC, 2001
4. Bammi J.R., Harcourt E., Kruitzer W., Lavagno L., Lazarescu M.T., Software performance estimation strategies in a system-level design tool, CODES, 2000
5. Lahiri K., Raghunathan A., Dey S., Fast performance analysis of bus-based system-on-chip communication architectures, ICCAD, 1999.
6. Jie Liu, Lajolo M., Sangiovanni-ViDcentelti A., Software timing analysis using HW/SW cosimulation and instruction set simulator, CODES, 1998.
7. Lieverse P., van der Wolf P., Deprettere E., Vissers K., A methodology for architecture exploration of heterogeneous signal processing systems, Signal Processing Systems, 1999.
8. Moo-Kyoung Chung, Chocg-Min Kyung, Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time, RSP, 2004.
9. MentorGraphics: Seamless version 5. http://www.mentor.com/seamless/
10. AXYS Design Automation: MaxSim http://www.axysdesign.com/products/ products_maxsim.asp
11. Synopsys: System Studo http://www.synopsys.com/
12. Li, Y.-T.S., Malik, S., Performance analysis of embedded software using implicit path enumeration, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 16 Issue: 12, Dec. 1997
13. Ernst, R., Ye, W., Embedded program timing analysis based on path clustering and architecture classification, ICCAD, 1997.
14. Balarin, et al., Hardware-software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers, Norwell, MA, 1997.