SCOPUS 정보 검색 플랫폼

Proceedings of the International Workshop on Rapid System Prototyping

Volumn , Issue , 2004, Pages 38-44

Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time

(2) Chung, Moo Kyoung a Kyung, Chong Min a

a Korea Advanced Institute of Science and Technology (KAIST) (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ANNOTATION CODE; CODE ANALYSIS; INSTRUCTION SET SIMULATOR (ISS); SOFTWARE SIMULATION;

BENCHMARKING; CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; DECODING; FUNCTION EVALUATION; MATHEMATICAL MODELS; PROGRAM COMPILERS; SYSTEMS ANALYSIS; USER INTERFACES;

SIMULATORS;

EID: 4944254511 PISSN: 10746005 EISSN: None Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper

Times cited : (9)

References (15)

1
- 0041633624
- Nstruction set compiled simulation: A technique for fast and flexible instruction set simulation
- Proceedings of
- th DAC, Proceedings of, 2003
- (2003) th DAC
- Reshadi, M.¹ Mishra, P.² Dutt, N.³

2
- 0036625401
- An ultra-fast instruction set simulator
- IEEE Transactions on, June
- Jianwen Zhu, Gajski D.D., "An ultra-fast instruction set simulator", VLSI Systems, IEEE Transactions on, June 2002, Volume: 10, Issue: 3
- (2002) VLSI Systems , vol.10 , Issue.3
- Zhu, J.¹ Gajski, D.D.²

3
- 0345413287
- Reducing compilation time overhead in compiled simulators
- Proceedings of
- st ICCD, Proceedings of, 2003
- (2003) st ICCD
- Reshadi, M.¹ Dutt, N.²

4
- 84948463875
- Mastering startup costs in assembler-based compiled instruction-set simulation
- Proceedings of
- Amicel R., Bodin F., "Mastering startup costs in assembler-based compiled instruction-set simulation", sixth Annual Workshop on Interaction between Compilers and Computer Architectures, Proceedings of, 2002
- (2002) Sixth Annual Workshop on Interaction between Compilers and Computer Architectures
- Amicel, R.¹ Bodin, F.²

5
- 0036054365
- A universal technique for fast and flexible instruction-set architecture simulation
- Proceedings of
- th DAC, Proceedings of, 2002
- (2002) th DAC
- Nohl, A.¹ Braun, G.² Schliebusch, O.³ Leupers, R.⁴ Meyr, H.⁵ Hoffmann, A.⁶

6
- 0029505277
- Compiled simulation of programmable DSP architectures
- Proceedings of
- Zivojnvic V., Tjiang S., Meyr H., "Compiled simulation of programmable DSP architectures", IEEE Workshop VLSI Signal Processing, Proceedings of, 1995.
- (1995) IEEE Workshop VLSI Signal Processing
- Zivojnvic, V.¹ Tjiang, S.² Meyr, H.³

7
- 0030146860
- Embra: Fast and flexible machine simulation
- Proceedings of, May
- Emmett Witchel, Mendel Rosenblum, "Embra: fast and flexible machine simulation", ACM SIGMETRICS, Proceedings of, May 1996, Volume 24 Issue 1
- (1996) ACM SIGMETRICS , vol.24 , Issue.1
- Witchel, E.¹ Rosenblum, M.²

8
- 0001978973
- A fast instruction-set simulator for execution profiling
- Proceedings of
- R. F. Cmelik, D. Keppel Shade, "A fast instruction-set simulator for execution profiling", ACM SIGMETRICS, Proceedings of, 1994
- (1994) ACM SIGMETRICS
- Cmelik, R.F.¹ Shade, D.K.²

9
- 84862424244
- ARM9 User Manual manual. Available at http://www.arm,com
- ARM9 User Manual Manual

10
- 0029708449
- Compiled HW/SW cosimulation
- Proceedings of
- rd DAC, Proceedings of, 1996
- (1996) rd DAC
- Zivojnovic, V.¹ Meyr, H.²

11
- 85008025144
- A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language
- IEEE Transactions on, Nov.
- Hoffmann A., Kogel T., Nohl A., Braun G., Schliebusch O., Wahlen O., Wieferink A., Meyr H., "A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language", Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Nov. 2001, Volume: 20, Issue: 11
- (2001) Computer-aided Design of Integrated Circuits and Systems , vol.20 , Issue.11
- Hoffmann, A.¹ Kogel, T.² Nohl, A.³ Braun, G.⁴ Schliebusch, O.⁵ Wahlen, O.⁶ Wieferink, A.⁷ Meyr, H.⁸

12
- 0034826999
- Facile: A language and compiler for high-performance processor simulators
- Proceedings of
- Eric C. Schnarr, Mark D. Hill, James R. Lams, "Facile: a language and compiler for high-performance processor simulators", Programming language design and implementation, Proceedings of, 2001
- (2001) Programming Language Design and Implementation
- Schnarr, E.C.¹ Hill, M.D.² Lams, J.R.³

13
- 0036059615
- Timed compiled-code simulation of embedded software for performance analysis of SOC design
- Proceedings of
- th DAC, Proceedings of, 2002
- (2002) th DAC
- Lee, J.-Y.¹ Park, I.-C.²

14
- 0033732064
- Software performance estimation strategies in a system-level design tool
- Proceedings of
- Bammi J.R., Harcourt E., Kruitzer W., Lavagno L., Lazarescu M.T., "Software performance estimation strategies in a system-level design tool", Eighth CODES, Proceedings of, 2000
- (2000) Eighth CODES
- Bammi, J.R.¹ Harcourt, E.² Kruitzer, W.³ Lavagno, L.⁴ Lazarescu, M.T.⁵

15
- 4944261049
- Simulation Bridge: A framework for multi-processor simulation
- Proceedings of
- Nagendra G.D., Kumar V.G.P., Sheshadri B.S., "Simulation Bridge: a framework for multi-processor simulation", Tenth CODES, Proceedings of, 2002
- (2002) Tenth CODES
- Nagendra, G.D.¹ Kumar, V.G.P.² Sheshadri, B.S.³

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.