An interactive codesign environment for domain-specific coprocessors

ACM Transactions on Design Automation of Electronic Systems

Volumn 11, Issue 1, 2006, Pages 70-87

  Schaumont, Patrick ^a,c   Ching, Doris ^a,d   Verbauwhede, Ingrid ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

^d RAYTHEON COMPANY   (United States)

Author keywords

Cosimulation; Hardware description language; Hardware software codesign

Indexed keywords

EID: 33745183293     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1124713.1124719     Document Type: Article

References (34)

1. AU, W. 1991. Automatic generation of compiled simulations through program specialization. In Proceedings of the 28th Design Automation Conference (San Francisco, CA, June). ACM, New York, 205-210.
2. CHING, D., SCHAUMONT, P., AND VERBAUWHEDE, I. 2004. Integrated modelling and generation of a reconfigurable network-on-chip. In Proceedings of the 18th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2004). IEEE Computer Society Press, Los Alamitos, CA, 139.
3. CONG, J., FAN, Y., HAN, G., AND ZHANG, Z. 2004. Application-specific instruction generation for configurable processor architectures. In Proceedings of the 12th International Symposium on Field Programmable Gate Arrays. 183-189.
4. DEVANE, C. 1997. Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits. In Proceedings of the International Conference on Computer-Aided Design. IEEE Computer Society Press, Los Alamitos, CA, 154-161.
5. DE MICHELI, G. 1994. Synthesis and Optimization of Digital Circuits. McGraw-Hill Science and Engineering, New York.
6. DE MICHELI, G., ERNST, R., AND WOLF, W. 2001. Readings in Hardware/Software Codesign. The Morgan-Kaufmann Systems on Silicon Series, Elsevier, Norwell, MA.
7. EDWARDS, S. 2004. Design and verification languages. Columbia University CS Tech. Rep. CUCS-046-04.
8. FUMMI, F., MARTINI, S., PERBELLINI, G., AND PONCINO, M. 2004. Native ISS-systemC integration for the co-simulation of multi-processor SoC. In Proceedings of the 2004 Design Automation and Test in Europe Conference, February 2004, Paris, France, 464-469.
9. GALISER, J. 2004. A structured VHDL design method. (Online copy at 〈http://www.estec.esa.nl/ microelectronics/vhdl/vhdlpage.html〉).
10. GEZEL HOMEPAGE. 2004. 〈http://www.ee.ucla.edu/~schaum/gezel〉.
11. HOFFMANN, A., KOGEL, T., NOHL, A., BRAUN, G., SCHLIEBUSCH, O., WAHLEN, O., WIEFERINK, A., AND MEYR, H. 2001. A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 20, 11 (Nov.), 1338-1354.
12. JONES, N. D., GOMARD, C. K., AND SESTOFT, P. 1993. Partial Evaluation and Automatic Program Generation. Prentice-Hall International, New York, xii + 415 pages. ISBN 0-13-020249-5.
13. KIM, S., KUM, K., AND SUNG, W. 1998. Fixed-point optimization utility for C and C++ based digital signal processing programs. IEEE Trans. Circ. Syst. II 45, 11, (Nov.), 1455-1464.
14. MADSEN, J., STEENSGAARD-MADSEN, J., AND CHRISTENSEN, L. 2002. A sophomore course in codesign. Computer (Nov.) 108-110.
15. MATSUOKA, Y., SCHAUMONT, P., TIRI, K., AND VERBAUWHEDE, I. 2004. Java cryptography on KVM and its performance and security optimization using HW/SW co-design techniques. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES 2004). (Sept.). 303-311.
16. MUCHNICK, S. 1997. Advanced Compiler Design and Implementation. Morgan-Kaufmann, San Francisco, CA.
17. NOHL, A., BRAUN, G., HOFFMANN, A., SCHLIEBUSCH, O., MEYR, H., AND LEUPERS, R. 2002. A universal technique for fast and flexible instruction-set architecture simulation. In Proceedings of the 39th Design Automation Conference (New Orleans, LA, June). 22-27.
18. NIST. 2001. Specification for the Advanced Encryption Standard. Federal Information Processing Standards publication 197, Nov. (Online copy at 〈http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf〉.)
19. PASKO, R., SCHAUMONT, P., DERUDDER, V., VERNALDE, S., AND DURACKOVA, D. 1999. A new algorithm for elimination of common sub-expressions. IEEE Trans. Camput.-Aid. Des. Integ. Circ. Syst. 18, 1 (Jan.), 58-68.
20. QIN, W. AND MALIK, S. 2003. Flexible and formal modeling of microprocessors with application to retargetable simulation. In Proceedings of the 2003 Design Automation and Test in Europe (Munchen, Germany, Mar.). 765-769.
21. ROWEN, C. 2004. Engineering the Complex SoC. Prentice-Hall Modern Semiconductor Series, Upper Saddle River, NJ.
22. SCHAUMONT, P. AND VERBAUWHEDE, I. 2004. Interactive cosimulation using partial evaluation. In Proceedings of the 2004 Design Automation and Test in Europe Conference (Paris, France, Feb.). 642-647.
23. SCHAUMONT, P., SAKIYAMA, K., HODJAT, A., AND VERBAUWHEDE, I. 2004. Embedded software integration of coarse grain reconfigurable architectures. In Proceedings of the 11th Reconfigurable Architectures Workshop (Santa Fe, NM, Apr.). 137.
24. SEMERIA, L. AND GHOSH, A. 2000. Methodology for hardware/software co-verification in C/C++. In Proceedings of the 2000 Asia and South Pacific Design Automation Conference (Yokohama, Japan). 405-408.
25. SMITH, S. 1987. Demand driven simulation: BACKSIM. In Proceedings of the 24th Design Automation Conference (Miami Beach, FL, June). ACM, New York.
26. STOJANOVIC, V. AND KETAKI, R. 1999. Baby Viterbi Decoder, 〈http://mos.stanford.edu/ee272/proj99/babyviterbi/〉
27. SYNOPSYS. 2002. Describing Synthesizable RTL in SystemC. v 1.2, Synopsys, Inc, Nov.
28. TIRI, K., HWANG, D., HODJAT, A., LAI, B. C., YANG, S., SCHAUMONT, P., AND VERBAUWHEDE, I. 2005. A side-channel leakage free co-processor IC in.18um CMOS for embedded AES-based cryptographic and biometric processing. In Proceedings of the 42th Design Automation Conference (Anaheim, CA, June). ACM, New York.
29. USSELMAN, R. 2003. Open Cores AES Core, 〈http://www.opencores.org/ projects/aesj_core/〉.
30. VAHID, F. 2003. The softening of hardware. IEEE Comput. 37, 4 (Apr.). 27-34.
31. VAHID, F. AND GIVARGIS, T. 2001. Platform tuning for embedded systems design. IEEE Comput. 34, 3 (Mar.), 112-114.
32. XILINX 2004. Synthesis and Simulation Guide. (Online copy at 〈http://toolbox.xilinx.com/docsan/2_li/data/common/sim/sim4_4.htm〉.)
33. YANG, S., SAKIYAMA, K., AND VERBAUWHEDE, I. 2003. A compact and efficient fingerprint verification system for secure embedded systems. In Proceedings of the 37th IEEE Asilomar Conference on Signals, Systems, and Computers (Nov). IEEE Computer Society Press, Los Alamitos, CA, 405-408.
34. ZIVOJNOVIC, V. AND MEYR, H. 1996. Compiled hardware-software cosimulation. In Proceedings of the 38th Design Automation Conference (Las Vegas, NV). ACM, New York, 127-136.