A side-channel leakage free coprocessor IC in 0.18μm CMOS for embedded AES-based cryptographic and biometric processing

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 222-227

  Tiri, K ^a   Hwang, D ^a   Hodjat, A ^a   Lai, B ^a   Yang, S ^a   Schaumont, P ^a   Verbauwhede, I ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Countermeasure; Differential Power Analysis; Encryption; Security IC; Side Channel Attack; Smart Card

Indexed keywords

CRYPTOGRAPHY; EMBEDDED SYSTEMS; ENERGY UTILIZATION; GATES (TRANSISTOR); SMART CARDS; STANDARDS;

COUNTERMEASURE; DIFFERENTIAL POWER ANALYSIS; SECURITY IC; SIDE-CHANNEL ATTACK (SCA);

CMOS INTEGRATED CIRCUITS;

EID: 27944462240     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1065579.1065639     Document Type: Conference Paper

References (9)

1. M. Renaudin, F. Bouesse, P. Proust, J. Tuai, L. Sourgen and F. Germain, "High Security Smart-cards," DATE, pp. 228-233, 2004.
2. P. Kocher, R. Lee, G. McGraw, A. Raghunathan and S. Ravi, "Security as a New Dimension in Embedded System Design," DAC, pp. 753-760, 2004.
3. E. Oswald, S. Mangard and N. Pramstaller, "Secure and Efficient Masking of AES - A Mission Impossible?," IACR Cryptology ePrint, 2004.
4. K. Tiri and I. Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation," DATE, pp. 246-251, 2004.
5. K. Tiri and I. Verbauwhede, "A Digital Design Flow for Secure Integrated Circuits," submitted IEEE TCAD.
6. K.. Tiri and I. Verbauwhede, "Piace and Route for Secure Standard Cell Design," CARDIS, pp. 143-158, 2004.
7. D. Hwang, P. Schaumont, K. Tiri and I. Verbauwhede, "Making Embedded Systems Secure," accepted IEEE Security & Privacy Magazine.
8. S. Moore, R. Anderson, R. Mullins, G. Taylor and J. Fournier, "Balanced self-checking asynchronous logic for smart card applications" Microprocessors and Microsystems 27.9, pp. 421-430, 2003.
9. N. Pramstaller, F. Gürkaynak, S. Häne, H. Kaeslin, N. Felber, and W. Fichtner, "Towards an AES Crypto-chip Resistant to Differential Power Analysis", ESSCIRC, pp. 307-310, 2004.