Task Selection for the Multiscalar Architecture

Journal of Parallel and Distributed Computing

Volumn 58, Issue 2, 1999, Pages 132-158

  Vijaykumar, T N ^a   Sohi, Gurindar S ^b  

^a PURDUE UNIVERSITY   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0343206636     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1006/jpdc.1999.1557     Document Type: Article

References (33)

1. A. Aho, R. Sethi, and J. Ullman, "Compilers: Principles, Techniques, and Tools," Addison-Wesley, Reading, MA, 1986.
2. J. Allen, K. Kennedy, C. Porterfield, and J. Warren, Conversion of control dependence to data dependence, in "Proceedings of the 19th ACM Symposium on Principles of Programming Languages, Austin, TX, Jan. 1983," pp. 177-189, Assoc. Comput. Mach., New York, 1983.
3. S. Breach, T. Vijaykumar, and G. Sohi, The anatomy of the register file in a multiscalar processor, in "Proceedings of the 25th Annual International Symposium on Microarchitecture, San Jose, CA, Nov. 1994," pp. 181-190, Assoc. Comput. Mach., New York.
4. D. R. Chase, M. Wegman, and F. K. Zadeck, Analysis of pointers and structures, in "Proceedings of the 1990 ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1990," pp. 296-310, Assoc. Comput. Mach., New York.
5. T. C. K. Chou and J. A. Abraham, Load balancing in distributed systems, IEEE Trans. Software Eng. SE-8, 4 (July 1982), 401-412.
6. D. S. Coutant, Retargetable high-level alias analysis, in "Proceedings of the Thirteenth Annual ACM Symposium on Principles of Programming Languages," pp. 110-118, Assoc. Comput. Mach., 1986.
7. A. Deutsch, Interprocedural may-alias analysis for pointers: Beyond k-limiting, in "Proceedings of the 1994 ACM SIGPLAN Conference on Programming Language Design and Implementation," pp. 230-239, Assoc. Comput. Mach., 1994.
8. D. L. Eager, E. D. Lazowska, and J. Zahorjan, Adaptive load sharing in homogeneous distributed systems, IEEE Trans. Software Eng. SE-12, 5 (May 1986), 662-675.
9. M. Emami, R. Ghiya, and L. J. Hendren, Context-sensitive interprocedural points-to analysis in the presence of function pointers, in "Proceedings of the 1994 ACM SIGPLAN Conference on Programming Language Design and Implementation," pp. 242-256, 1994.
10. J. Fisher, Trace scheduling: A technique for global microcode compaction, IEEE Trans. Comput. 30 (1981), 478-490.
11. M. Franklin, "The Multiscalar Architecture," Ph.D. thesis, University of Wisconsin-Madison, Madison, WI 53706, Nov. 1993.
12. M. Franklin and G. S. Sohi, The expandable split window paradigm for exploiting fine-grain parallelism, in "Proceedings of the 19th Annual International Symposium on Computer Architecture, May 1992," pp. 58-67, Assoc. Comput. Mach.
13. M. Franklin and G. S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, in "Proceedings of the 25th Annual International Symposium on Microarchitecture, Portland, OR, Dec. 1992," pp. 236-245, Assoc. Comput. Mach.
14. M. Franklin and G. S. Sohi, ARB: A hardware mechanism for dynamic reordering or memory references, IEEE Trans. Comput. 45, 5 (May 1996), 552-571.
15. P.-T. Hsu and E. Davidson, Highly concurrent scalar processing, in "Proceedings of the 13th Annual International Symposium on Computer Architecture, June 1986," pp. 396-395, Assoc. Comput. Mach.
16. Q. Jacobson, S. Bennett, N. Sharma, and J. E. Smith, Control flow speculation in multiscalar processors, in "Proceedings of the Third IEEE Symposium on High-Performance Computer Architecture, Feb. 1997," pp. 218-229.
17. Q. Jacobson, E. Rotenberg, and J. Smith, Path-based next trace prediction, in "Proceedings of the 30th Annual International Symposium on Microarchitecture, Dec. 1997," pp. 14-23, Assoc. Comput. Mach.
18. W. Landi and B. G. Ryder, A safe approximate algorithm for interprocedural pointer analysis, in "Proceedings of the 1992 ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1992," pp. 235-248, Assoc. Comput. Mach.
19. S. Mahlke, D. Lin, W. Chen, R. Hank, and R. Bringmann, Effective compiler support for predicated execution using the hyperblock, in "Proceedings of the 25th Annual International Symposium on Microarchitecture, Portland, OR, Dec. 1992," pp. 45-54, Assoc. Comput. Mach.
20. E. P. Markatos and T. L. Blanc, Load balancing vs. locality management in shared-memory multi-processor, in "Proceedings of the 1992 International Conference on Parallel Processing, Architecture, Aug. 1992," pp. I:258-267, CRC Press, Boca Raton, FL.
21. A. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi, Dynamic speculation and synchronization of data dependences, in "Proceedings of the 24th Annual International Symposium on Computer Architecture, June 1997," pp. 182-193.
22. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K.-Y. Chang, The case for a single-chip multiprocessor, in "Proceedings of the Seventh International Symposium on Architectural Support for Programming Languages and Operating Systems, Oct. 1996," pp. 2-11.
23. D. Pnevmatikatos, M. Franklin, and G. S. Sohi, Control flow prediction for dynamic ILP processors, in "Proceedings of the 26th Annual International Symposium on Microarchitecture, Austin, TX, Dec. 1993," pp. 153-163, Assoc. Comput. Mach., New York.
24. V. Sarkar and J. Hennessy, Partitioning parallel programs for macro-dataflow, in "Conference Proceedings of the 1986 ACM Conference on Lisp and Functional Programming," pp. 192-201, Assoc. Comput. Mach., 1986.
25. J. E. Smith, A study of branch prediction strategies, in "Proc. of the 8th Annual Symposium on Computer Architecture, May 1981," pp. 135-148.
26. G. Sohi, S. Breach, and T. Vijaykumar, Multiscalar processors, in "Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995," pp. 414-425, Assoc. Comput. Mach.
27. J. G. Steffan and T. C. Mowry, The potential for thread-level data speculation in tightly-coupled multiprocessors, in "Proceedings of the Fourth International Symposium on High-Performance Computer Architecture, Feb. 1998," pp. 2-13.
28. J.-Y. Tsai and P.-C. Yew, The superthreaded architecture: Thread pipelining with run-time data dependence checking and control speculation, in "Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, Oct. 1996," pp. 35-46.
29. T. N. Vijaykumar, "Compiling for the Multiscalar Architecture," Ph.D. thesis, University of Wisconsin-Madison, Madison, WI 53706, Jan. 1998.
30. N. Warter, S. Mahlke, W. Hwu, and B. Rau, Reverse if-conversion, in "Proceedings of the 1993 ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1993," pp. 290-299, Assoc. Comput. Mach., New York.
31. R. P. Wilson and M. Lam, Efficient context-sensitive pointer analysis for C programs, in "Proceedings of the 1995 ACM SIGPLAN Conference on Programming Language Design and Implementation, 1995," pp. 1-12.
32. T.-Y. Yeh and Y. Platt, Two-level adaptive branch prediction, in "Proceedings of the 24th Annual International Symposium on Microarchitecture, Nov. 1991," pp. 51-61, Assoc. Comput. Mach.
33. T.-Y. Yeh and Y. Patt, Alternative implementations of two-level adaptive training branch prediction, in "Proceedings of the 19th Annual International Symposium on Computer Architecture, May 1992," Assoc. Comput. Mach.