Improving speculative thread-level parallelism through module run-length prediction

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Warg, Fredrik ^a   Stenström, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

PROCESSING RESOURCES; RUN LENGTH; RUNTIMES; THREAD LEVEL PARALLELISM;

DISTRIBUTED PARAMETER NETWORKS;

EID: 84947235098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213089     Document Type: Conference Paper

References (17)

1. AMD Inc. AMD Athlon Processor x86 Code Optimization Guide, pages 235-242. AMD Inc. , 2002.
2. M. K. Chen and K. Olukotun. Exploiting method-level parallelism in single-threaded Java programs. In Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques (PACT '98), pages 176-184. IEEE Computer Society, Oct. 1998.
3. L. Codrescu and D. S. Wills. Architecture of the atlas chipmultiprocessor: Dynamically parallelizing irregular applications. In Proceedings of the 1999 International Conference on Computer Design (ICCD '99), pages 428-435. IEEE Computer Society, Oct. 1999.
4. M. Garzaran, M. Prvulovic, J. Llaberia, V. Vinals, L. Rauchwerger, and J. Torrellas. Tradeoffs in buffering memory state for thread-level speculation in multiprocessors. In Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA '03). IEEE Computer Society, Feb. 2003.
5. S. Gopal, T. Vijaykumar, J. Smith, and G. Sohi. Speculative versioning cache. In Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA '98), pages 195-206. IEEE Computer Society, Feb. 1998.
6. L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOSVIII '98), pages 58-69. ACM Press, Oct. 1998.
7. S. Hu, R. Bhargava, and L. K. John. The role of return value prediction in exploiting speculative method-level parallelism. Technical Report TR-020822-02, University of Texas at Austin, Aug. 2002.
8. V. Krishnan and J. Torrellas. A chip-multiprocessor architecture with speculative multithreading. IEEE Transactions on Computers, 48(9):866-880, 1999.
9. P. S. Magnusson, F. Larsson, A. Moestedt, B. Werner, F. Dahlgren, M. Karlsson, F. Lundholm, J. Nilsson, P. Stenstr Öm, and H. Grahn. SimICS/sun4m: A virtual workstation. In Proceedings of the USENIX 1998 Annual Technical Conference, pages 119-130. USENIX Association, June 1998.
10. P. Marcuello and A. Gonzalez. Clustered speculative multithreaded processors. In Proceedings of the 1999 International Conference on Supercomputing (ICS '99), pages 365-372. ACM Press, June 1999.
11. P. Marcuello and A. Gonzalez. A quantitative assessment of thread-level speculation techniques. In Proceedings of the 14th International Conference on Parallel and Distributed Processing Symposium (IPDPS '00), pages 595-604. IEEE Computer Society, May 2000.
12. J. T. Oplinger, D. L. Heine, and M. S. Lam. In search of speculative thread-level parallelism. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT '99), pages 303-313. IEEE Computer Society, Oct. 1999.
13. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA '95), pages 414-425. ACM Press, June 1995.
14. J. G. Steffan, C. B. Colohan, and T. C. Mowry. Architectural support for thread-level data speculation. Technical Report CMU-CS-97-188, Carnegie Mellon University, Nov. 1997.
15. J. G. Steffan and T. C. Mowry. The potential for using thread-level data speculation to facilitate automatic parallelization. In Proceedings of the Fourth International Symposium on High-Performance Computer Architecture (HPCA '98), pages 2-13. IEEE Computer Society, Feb. 1998.
16. J.-Y. Tsai and P.-C. Yew. The superthreaded architecture: Thread pipelining with run-time data dependence checking and control speculation. In Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques (PACT '96), pages 35-46. IEEE Computer Society, Oct. 1996.
17. F. Warg and P. Stenström. Limits on speculative modulelevel parallelism in imperative and object-oriented programs on CMP platforms. In International Conference on Parallel Architectures and Compilation Techniques (PACT '01), pages 221-230. IEEE Computer Society, Sept. 2001.